KR960020004A - Synchronous signal generator - Google Patents

Synchronous signal generator Download PDF

Info

Publication number
KR960020004A
KR960020004A KR1019940032129A KR19940032129A KR960020004A KR 960020004 A KR960020004 A KR 960020004A KR 1019940032129 A KR1019940032129 A KR 1019940032129A KR 19940032129 A KR19940032129 A KR 19940032129A KR 960020004 A KR960020004 A KR 960020004A
Authority
KR
South Korea
Prior art keywords
signal
receiving
gate signal
synchronization
synchronous
Prior art date
Application number
KR1019940032129A
Other languages
Korean (ko)
Other versions
KR970011589B1 (en
Inventor
이문기
성낙용
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940032129A priority Critical patent/KR970011589B1/en
Publication of KR960020004A publication Critical patent/KR960020004A/en
Application granted granted Critical
Publication of KR970011589B1 publication Critical patent/KR970011589B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

본 발명은 동기신호 발생장치에 관한 것이다. 그 장치는 복합영상신호를 입력받아 동기신호만을 분리하는 동기신호 분리회로와, 상기 동기신호 혹은 상기 동기신호가 없을때는 라인 게이트신호를 입력받아 동기게이트 신호를 발생하는 동기 게이트신호 발생회로와, 상기 동기 게이트신호를 입력받아 그 펄스를 계수하여 소정계수값에 도달하면 수직 동기신호 펄스를 발생하는 카운터와, 소정 발진 주파수를 입력받아 2배, 1배, 0.5배 주파수를 갖는 클럭신호를 발생하는 클럭신호 발생회로와, 상기 0.5배 발진 주파수를 입력받아 소정 분주율까지 분주시켜 출력하는 분주회로와 상기 분주된 신호를 입력받아 상기 라인 게이트신호를 발생하고 상기 동기 게이트신호에 응답하여 상기 라인 게이트신호의 펄스 발생시점을 결정하여 출력하는 라인 게이트신호 발생회로와, 외부의 선택 신호에 응답하여 상기 라인 게이트신호와 상기 2배, 1배, 0.5배 주파수 클럭신호중 어느 한 신호를 선택 출력하는 신호선택회로 및 상기 선택 출력된 신호를 입력받아 외부의 제어신호에 응답하여 펄스 발생시점을 결정하여 수평 동기신호로서 출력하는 수평동기신호 위치조절수단을 구비한 것을 특징으로 한다.The present invention relates to a synchronization signal generator. The apparatus includes a synchronization signal separation circuit for receiving a composite video signal and separating only a synchronization signal, a synchronization gate signal generation circuit for receiving a synchronization signal or a line gate signal when there is no synchronization signal, and generating a synchronization gate signal; A counter that receives a synchronous gate signal and counts the pulse to reach a predetermined coefficient value, and a counter that generates a vertical synchronous signal pulse, and a clock that receives a predetermined oscillation frequency and generates a clock signal having a frequency of 2, 1, and 0.5 times. A signal generation circuit, a division circuit for receiving the 0.5 times oscillation frequency and dividing the signal to a predetermined division ratio and outputting the divided signal to generate the line gate signal, and in response to the synchronization gate signal, A line gate signal generation circuit that determines and outputs a pulse generation time point, and in response to an external selection signal A signal selection circuit which selects and outputs a line gate signal and any one of the 2x, 1x, and 0.5x frequency clock signals, and receives the selected output signal to determine a pulse generation time in response to an external control signal. And a horizontal synchronizing signal position adjusting means for outputting as a synchronizing signal.

Description

동기 신호 발생장치Synchronous signal generator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 의한 동기신호 발생장치를 설명하기 위한 블럭도를 도시한 것이다.2 is a block diagram illustrating a synchronization signal generator according to the present invention.

Claims (2)

복합영상신호를 입력받아 동기신호만을 분리하는 동기신호 분리수단; 상기 동기신호 혹은 상기 동기신호가 없을대는 라인 게이트신호를 입력받아 동기게이트 신호를 발생하는 동기 게이트신호 발생수단; 상기 동기 게이트신호를 입력받아 그 펄스를 계수하여 소정 계수값에 도달하면 수직 동기신호 펄스를 발생하는 계수수단; 소정 발진 주파수를 입력받아 2배, 1배, 0.5배 주파수를 갖는 클럭신호를 발생하는 클럭신호 발생수단; 상기 0.5배 발진 주파수를 입력받아 소정 분주율까지 분주시켜 출력하는 분주수단; 상기 분주된 신호를 입력받아 상기 라인 게이트신호를 발생하고 상기 동기 게이트신호에 응답하여 상기 라인 게이트신호의 펄스 발생시점을 결정하여 출력하는 라인 게이트신호 발생수단; 외부의 선택 신호에 응답하여 상기 라인 게이트신호와 상기 2배, 1배, 0.5배 주파수 클럭신호중 어느 한 신호를 선택 출력하는 신호선택수단; 및 상기 선택 출력된 신호를 입력받아 외부의 제어신호에 응답하여 펄스 발생시점을 결정하여 수평 동기신호로서 출력하는 수평동기신호 위치조절수단을 구비하는 것을 특징으로 하는 동기신호 발생장치.Sync signal separating means for receiving a composite video signal and separating only a sync signal; Synchronous gate signal generating means for receiving a synchronous signal or a line gate signal when there is no synchronous signal and generating a synchronous gate signal; Counting means for receiving the synchronous gate signal and counting the pulse to generate a vertical synchronous signal pulse upon reaching a predetermined count value; Clock signal generation means for receiving a predetermined oscillation frequency and generating a clock signal having a frequency of 2, 1, and 0.5 times; A dispensing means for receiving the 0.5 times oscillation frequency and dividing it to a predetermined dividing ratio to output the divided frequency; Line gate signal generation means for receiving the divided signal to generate the line gate signal, and determining and outputting a pulse generation point of the line gate signal in response to the synchronous gate signal; Signal selecting means for selectively outputting the line gate signal and any one of the double, doubling, and doubling frequency clock signals in response to an external selection signal; And a horizontal synchronizing signal position adjusting means for receiving the selected output signal and determining a pulse generation point in response to an external control signal and outputting it as a horizontal synchronizing signal. 제1항에 있어서, 상기 신호 선택수단의 출력신호를 입력받아 계수하여 계수값을 출력하는 계수수단과 상기 계수값을 아날로그 신호로 변환하는 디지탈/아날로그 변환수단을 구비하여 상기 아날로그 신호를 수직 편형 톱니파로 공급하는 것을 특징으로 하는 동기신호 발생장치.The vertical sawtooth wave of claim 1, further comprising counting means for receiving and counting an output signal of the signal selecting means and outputting a count value, and digital / analog converting means for converting the count value into an analog signal. Synchronization signal generator, characterized in that for supplying. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940032129A 1994-11-30 1994-11-30 Apparatus for generating a synchronization signal KR970011589B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940032129A KR970011589B1 (en) 1994-11-30 1994-11-30 Apparatus for generating a synchronization signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940032129A KR970011589B1 (en) 1994-11-30 1994-11-30 Apparatus for generating a synchronization signal

Publications (2)

Publication Number Publication Date
KR960020004A true KR960020004A (en) 1996-06-17
KR970011589B1 KR970011589B1 (en) 1997-07-12

Family

ID=19399771

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940032129A KR970011589B1 (en) 1994-11-30 1994-11-30 Apparatus for generating a synchronization signal

Country Status (1)

Country Link
KR (1) KR970011589B1 (en)

Also Published As

Publication number Publication date
KR970011589B1 (en) 1997-07-12

Similar Documents

Publication Publication Date Title
KR970057340A (en) TV's two-screen device
KR900017389A (en) TV receiver
KR960020469A (en) Vertical Panning for Interlaced Video
KR960020004A (en) Synchronous signal generator
KR890006059A (en) TV receiver
KR970701474A (en) Vertical position-jitter elimination method and circuit
KR920007430A (en) Synchronous circuit
KR970056136A (en) System clock generator
KR960035417A (en) Synchronous Separation Circuits and Monitors
KR890011439A (en) Image display
KR960014236B1 (en) Multi-screen display apparatus in a v.c.r.
KR890012483A (en) Video display device
KR930015670A (en) Horizontal Blanking Signal Generator for Multiple Scan Rate Operation
KR970024558A (en) Clock generator
KR970031912A (en) Synchronous signal generator for on screen display
KR940017870A (en) Window signal generator
KR910009064A (en) Mosaic effect generator
KR960036530A (en) PAL type burst synchronization control method and circuit
KR970078567A (en) Biphase Code Decoding System
KR910003999A (en) Compound Synchronization Generation Circuit
JPH0126596B2 (en)
KR960009683A (en) Video signal receiver
KR970009195A (en) Image converter using horizontal synchronous signal counter
KR970050439A (en) Subtitle Processing Device of Image Processing System
KR970056903A (en) External Synchronization Circuit of Video Synchronization Generator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061030

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee