KR970009195A - Image converter using horizontal synchronous signal counter - Google Patents

Image converter using horizontal synchronous signal counter Download PDF

Info

Publication number
KR970009195A
KR970009195A KR1019950022975A KR19950022975A KR970009195A KR 970009195 A KR970009195 A KR 970009195A KR 1019950022975 A KR1019950022975 A KR 1019950022975A KR 19950022975 A KR19950022975 A KR 19950022975A KR 970009195 A KR970009195 A KR 970009195A
Authority
KR
South Korea
Prior art keywords
signal
counter
address
horizontal synchronous
horizontal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019950022975A
Other languages
Korean (ko)
Other versions
KR0148981B1 (en
Inventor
김성운
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950022975A priority Critical patent/KR0148981B1/en
Publication of KR970009195A publication Critical patent/KR970009195A/en
Application granted granted Critical
Publication of KR0148981B1 publication Critical patent/KR0148981B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

본 발명은 수평동기신호 카운터를 이용한 화상변환 장치에 관한 것으로, 특히 화상에 대한 영상신호를 디지탈 값으로 변환하는 화상처리 장치에서 영상신호의 변환에 대한 동기 펄스로 작용하는 수평동기신호를 계수하는 수평동기신호 카운터와 계수된 값을 이용하여 메모리에 필요한 어드레스를 생성하는 가산기를 두어 영상신호를 디지탈 값으로 변환하는 수평동기신호 카운터를 이용한 화상변환 장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an image conversion apparatus using a horizontal synchronous signal counter. In particular, in an image processing apparatus for converting an image signal for an image into a digital value, a horizontal counting signal for synchronizing a horizontal synchronous signal acting as a sync pulse for the conversion of the image signal is provided. An image converting apparatus using a horizontal synchronizing signal counter for converting an image signal into a digital value by adding an synchronizing signal counter and an adder for generating an address necessary for a memory using a counted value.

Description

수평동기 신호 카운터를 이용한 화상 변환장치Image converter using horizontal synchronous signal counter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 의한 수평동기신호 카운터를 이용한 화상변환 장치에 대한 블록구성도이다, 제4도는 본 발명에 의한 수평동기신호 카운터를 이용한 화상변환 장치의 제어에 대한 플로우챠트이다.2 is a block diagram of an image conversion apparatus using the horizontal synchronization signal counter according to the present invention. FIG. 4 is a flowchart of the control of the image conversion apparatus using the horizontal synchronization signal counter according to the present invention.

Claims (3)

영상신호를 디지탈 값으로 변환하는 A/D 변환부와, 그 변환된 디지탈 값을 저장하는 메모리와, 영상신호에서 수평동기, 수직동기 및 필드신호를 검출하는 동기신호 검출부와, 상기 검출된 신호에 의해 입력된 영상신호를 디지탈값으로 변환하기 위해 필요한 제어신호를 출력하는 제어부와 상기 메모리에 저장되는 디지탈 값의 어드레스를 지정하는 어드레스 카운터를 갖춘 수평동기신호 카운터를 이용한 화상변환 장치에 있어서, 상기 A/D 변환부에 입력되는 영상신호가 몇번째 수평라인의 것인지 수평동기신호 입력시마다 카운터하는 수평동기신호 카운터와, 상기 수평동기신호 카운터의 출력값과 상기 어드레스 카운터의 어드레스를 가산하여 상기 메모리에 저장되는 디지탈 값에 대한 어드레스를 출력하는 가산기를 구비함을 특징으로 하는 수평동기신호 카운터를 이용한 화상변환 장치.An A / D converter for converting a video signal into a digital value, a memory for storing the converted digital value, a sync signal detector for detecting horizontal sync, vertical sync and field signals from the video signal, A picture converting apparatus using a horizontal synchronous signal counter having a control unit for outputting a control signal necessary for converting a video signal inputted by a digital signal into a digital value and an address counter for specifying an address of a digital value stored in the memory. A horizontal synchronous signal counter for counting each horizontal line of the video signal inputted to the / D converter is counted each time the horizontal synchronous signal is input, and the output value of the horizontal synchronous signal counter and the address of the address counter are stored in the memory. Horizontal copper, characterized by having an adder for outputting an address for a digital value The image conversion device using the counter signal. 제1항에 있어서, 상기 가산기는 수평동기신호의 액티브동작이 검출되면 상기 수평동기신호 카운터의 출력값과 상기 어드레스 카운터를 받아 가산하여 바로 어드레스를 출력하는 특징으로 하는 수평동기신호 카운터를 이용한 화상변환 장치.The image converting apparatus of claim 1, wherein the adder receives an output value of the horizontal synchronous signal counter and the address counter, adds the address, and outputs an address immediately after detecting an active operation of the horizontal synchronous signal. . 제1항에 있어서, 상기 장치는 짝수나 홀수 필드영역의 전환에 관계없이 영상신호를 디지탈 값으로 변환함을 특징으로 하는 수평동기신호 카운터를 이용한 화상변환장치.The image converting apparatus using a horizontal synchronous signal counter according to claim 1, wherein the apparatus converts an image signal into a digital value regardless of switching between even and odd field regions. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950022975A 1995-07-28 1995-07-28 Image converter using horizontal synchronous signal counter Expired - Fee Related KR0148981B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950022975A KR0148981B1 (en) 1995-07-28 1995-07-28 Image converter using horizontal synchronous signal counter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950022975A KR0148981B1 (en) 1995-07-28 1995-07-28 Image converter using horizontal synchronous signal counter

Publications (2)

Publication Number Publication Date
KR970009195A true KR970009195A (en) 1997-02-24
KR0148981B1 KR0148981B1 (en) 1998-10-15

Family

ID=19422115

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950022975A Expired - Fee Related KR0148981B1 (en) 1995-07-28 1995-07-28 Image converter using horizontal synchronous signal counter

Country Status (1)

Country Link
KR (1) KR0148981B1 (en)

Also Published As

Publication number Publication date
KR0148981B1 (en) 1998-10-15

Similar Documents

Publication Publication Date Title
KR950026175A (en) Encoder Flicker Reduction Device
KR970009195A (en) Image converter using horizontal synchronous signal counter
KR920015857A (en) Video signal recording device of electronic camera
JPH05284422A (en) Vertical picture reduction device
KR970056957A (en) Image processing equipment
KR100241443B1 (en) Progressive scan mode-sequential scan mode conversion circuit
EP0522181A4 (en) Apparatus for processing video image
KR910009064A (en) Mosaic effect generator
KR970060912A (en) Video signal conversion device
KR930003772A (en) Method of converting CIF production signal into NTSC video signal
KR910007371A (en) Video I / O Device of Static Image Telephone for General Exchange Line
KR950030589A (en) An apparatus and method for converting interlaced scan image to interlaced scan image
KR20010112692A (en) System for converting format of video signal
KR960030681A (en) Wide screen double scan and screen aspect ratio converter
KR920007431A (en) Method and device for improving vertical resolution of NTSC video signal
KR970057721A (en) Interlaced / Sequential Scan Compatible Circuits in Image Processing Equipment
KR970057712A (en) Standard Signal Inverter of TV
KR930019037A (en) Field conversion device of video signal
KR940025336A (en) Movie Frame Rate Converter
KR950023001A (en) Digital element video signal converter using a combination of pixel and line address
KR960028384A (en) Anti-CC / ARM Inverter Using CCI 601 Video Signal
KR950022785A (en) Video signal converter
KR950007498A (en) Frame conversion device of video signal
KR930009444A (en) CIF Video Signal Converter
KR950007490A (en) Video stop device of video equipment

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19950728

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19950728

Comment text: Request for Examination of Application

PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980423

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19980601

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19980601

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20010529

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20010529

Start annual number: 4

End annual number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20030610