KR950034757A - 반도체 집적 회로 - Google Patents

반도체 집적 회로 Download PDF

Info

Publication number
KR950034757A
KR950034757A KR1019950007003A KR19950007003A KR950034757A KR 950034757 A KR950034757 A KR 950034757A KR 1019950007003 A KR1019950007003 A KR 1019950007003A KR 19950007003 A KR19950007003 A KR 19950007003A KR 950034757 A KR950034757 A KR 950034757A
Authority
KR
South Korea
Prior art keywords
region
collector
type
integrated circuit
transistors
Prior art date
Application number
KR1019950007003A
Other languages
English (en)
Other versions
KR0152155B1 (ko
Inventor
데쯔오 시마무라
Original Assignee
다까노 야스아끼
상요덴기 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP06337894A external-priority patent/JP3182288B2/ja
Application filed by 다까노 야스아끼, 상요덴기 가부시끼가이샤 filed Critical 다까노 야스아끼
Publication of KR950034757A publication Critical patent/KR950034757A/ko
Application granted granted Critical
Publication of KR0152155B1 publication Critical patent/KR0152155B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Bipolar Integrated Circuits (AREA)

Abstract

PNP 트랜지스터 내장의 스파크 킬러 다이오드 D의 직렬 저항을 감소시킴으로써 보호 동작을 완전한 것으로 하는 것을 목적으로 한다.
하나의 아이랜드 영역(15)에 복수의 종형 PNP 트랜지스터를 배치한다. 개개의 PNP 트랜지스터는 콜렉터매립층(16)과 콜렉터 도출 영역(17)을 이간시킴으로써 전기적으로 분리한다. 외측의 아이랜드 영역(21)과 에미터 영역(19)를 전위적으로 접속함으로써 콜렉터와 아이랜드 영역(15)와의 PN 접합을 스파크 킬러 다이오드 D로 한다. 외측 아이랜드 영역(21)에 N+형의 저저항 영역(22)를 설치하고, 저저항 영역(22)에서 PNP 트랜지스터를 둘러싼다. 저저항 영역(22)는 모든 PNP 트랜지스터에서 공통이다.

Description

반도체 집적 회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명을 설명하기 위한 단면도, 제2도는 본 발명을 설명하기 위한 평면도, 제3도는 본 발명을 설명하기 위한 평면도, 제4도는 본 발명을 설명하기 위한 특성도, 제5도는 본 발명의 다른 실시예를 설명하기 위한 회로도.

Claims (4)

  1. 출력 트랜지스터로서의 PNP 트랜지스터를 복수개 갖고, 콜렉터가 출력 단자로 되는 코일 부하 구동용 반도체 집적 회로에 있어서 상기 PNP 트랜지스터는 P형 반도체 기판 위에 형성된 N형 에피택셜층과, 상기 에피택셜층을 관통하여 복수의 아이랜드 영역을 형성하는 P+형 분리 영역과, 상기 아이랜드 영역의 바닥부의 상기 기판과 상기 에피택셜층 사이에 형성된 N+형의 매립층, 상기 매립층과 상기 아이랜드 영역 사이에 형성된 P+형 콜렉터 매립층과, 상기 아이랜드 영역 표면으로 부터 상기 콜렉터 매립층까지 도달하는 P+형 콜렉터 도출 영역 및 상기 콜렉터 매립층과 상기 콜렉터 도출 영역으로 둘러싸인 영역을 베이스 영역으로 해서 상기 베이스 영역의 표면에 형성된 P형 에미터 영역 및 N+형의 베이스 콘택트 영역을 갖고, 상기 PNP 트랜지스터의 콜렉터와 상기 아이랜드 영역 또는 상기 매립층과의 PN 접합을 상기 PNP 트랜지스터의 에미터ㆍ콜렉터간의 스파크 킬러 다이오드로 하는 상기 외측 아이랜드 영역과 상기 에미터 영역을 전기적으로 접속한 반도체 집적 회로에 있어서, 상기 복수개의 PNP 트랜지스터를 동일한 아이랜드 영역 내에 배치하고, 상기 외측 아이랜드 영역에 상기 아이랜드 영역 표면으로부터 상기 매립층에 도달하는 저저항 영역을 적어도 상기 복수개의 PNP 트랜지스터의 전체를 둘러싸도록 배치한 것을 특징으로 하는 반도체 집적 회로.
  2. 제1항에 있어서, 상기 저저항 영역을 상기 복수개의 PNP 트랜지스터를 각각 둘러싸도록 배치한 것을 특징으로 하는 반도체 집적 회로.
  3. 제1항에 있어서, 상기 PNP 트랜지스터를 형성한 아이랜드 영역을 NPN 트랜지스터와 소신호 회로부 사이에 배치하고, 상기 아이랜드 영역은 반도체 칩의 거의 전부를 횡단한 것을 특징으로 하는 반도체 집적 회로.
  4. 제1항에 있어서, 상기 PNP 트랜지스터를 형성한 아이랜드 영역을 상기 NPN 트랜지스터의 각각의 사이에도 배치한 것을 특징으로 하는 반도체 집적 회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950007003A 1994-03-31 1995-03-30 반도체 집적 회로 KR0152155B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP06337894A JP3182288B2 (ja) 1994-02-28 1994-03-31 半導体集積回路
JP94-63378 1994-03-31
JP94-063378 1994-03-31

Publications (2)

Publication Number Publication Date
KR950034757A true KR950034757A (ko) 1995-12-28
KR0152155B1 KR0152155B1 (ko) 1998-10-01

Family

ID=13227583

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950007003A KR0152155B1 (ko) 1994-03-31 1995-03-30 반도체 집적 회로

Country Status (1)

Country Link
KR (1) KR0152155B1 (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4065104B2 (ja) * 2000-12-25 2008-03-19 三洋電機株式会社 半導体集積回路装置およびその製造方法
JP2002198436A (ja) * 2000-12-25 2002-07-12 Sanyo Electric Co Ltd 半導体集積回路装置およびその製造方法

Also Published As

Publication number Publication date
KR0152155B1 (ko) 1998-10-01

Similar Documents

Publication Publication Date Title
US5646433A (en) Pad protection diode structure
US9997510B2 (en) Semiconductor device layout structure
US5602409A (en) Bidirectional electrical overstress protection circuit for bipolar and bipolar-CMOS integrated circuits
GB1197403A (en) Improvements relating to Semiconductor Devices
EP0103306B1 (en) Semiconductor protective device
KR970024165A (ko) 반도체 집적 회로 및 그 제조 방법(A Semiconductor Integrated Circuit and Its Fabricating Method)
JPS61296770A (ja) 絶縁ゲ−ト電界効果型半導体装置
US6013941A (en) Bipolar transistor with collector surge voltage protection
JP2000277621A (ja) 半導体装置
KR950034757A (ko) 반도체 집적 회로
KR890013764A (ko) 샌드위치된 산화 실리콘층과 질화실리콘 층을 갖는 프로그램 가능 접속패드
JPH06104459A (ja) 半導体装置
JP3158534B2 (ja) 半導体集積回路
US6538290B1 (en) Static protection device
US4160990A (en) Semiconductor devices and circuit arrangements including such devices
JPH0236558A (ja) 半導体装置
JPH11284130A (ja) 保護回路
KR940004838A (ko) 정전기특성이 개선된 반도체장치
JPS60254651A (ja) Ｃｍｏｓ回路の入力保護回路
JPH0440273Y2 (ko)
JP2833913B2 (ja) バイポーラ集積回路装置
JPH069505Y2 (ja) パルス発生回路装置
EP0807969A1 (en) Semiconductor integrated circuit
JPH09153553A (ja) 半導体集積回路
JPH0351103B2 (ko)

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070608

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee