KR930022900A - Direct color converter of monitor - Google Patents

Direct color converter of monitor Download PDF

Info

Publication number
KR930022900A
KR930022900A KR1019920005697A KR920005697A KR930022900A KR 930022900 A KR930022900 A KR 930022900A KR 1019920005697 A KR1019920005697 A KR 1019920005697A KR 920005697 A KR920005697 A KR 920005697A KR 930022900 A KR930022900 A KR 930022900A
Authority
KR
South Korea
Prior art keywords
data
converter
bit
signal
direct color
Prior art date
Application number
KR1019920005697A
Other languages
Korean (ko)
Other versions
KR100237960B1 (en
Inventor
임수일
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019920005697A priority Critical patent/KR100237960B1/en
Publication of KR930022900A publication Critical patent/KR930022900A/en
Application granted granted Critical
Publication of KR100237960B1 publication Critical patent/KR100237960B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/64—Circuits for processing colour signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66—Digital/analogue converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Processing Of Color Television Signals (AREA)
  • Color Television Systems (AREA)

Abstract

본 발명은 모니터에서 픽셀 데이타(Pixel Data)를 직접 색신호로 변환하여 D/A변환기에 제공할 수 있도록한 장치에 관한 것으로 종래의 칼라 변환방식은 인덱스 칼라/비트 스프리트 변환방식으로 이에 의하면 픽셀데이타가 색정보를 보유하고 있음에도 이를 직접 색신호로 변환시켜주는 다이렉트 칼라(Direct Color)를 구현할 수 없는 제약이 수반되고, 이로인한 모니터의 성능저하를 감수해야 되는 등의 문제점을 해결하기 위한 것이다.The present invention relates to an apparatus for converting pixel data directly into a color signal in a monitor and providing the same to a D / A converter. A conventional color conversion method is an index color / bit split conversion method. Even though the color information is retained, it is accompanied by a limitation in that it is impossible to implement a direct color that directly converts it to a color signal.

본 발명은 픽셀데이타를 래치하여 소정시간 지연 처리하고 윈도우 키이를 1/2픽셀 클록만큼 지연시킨 결과로 윈도우 비트를 멀티플렉싱하여 D/A변환기에 제공하므로서 다이렉트 칼라의 구현이 가능하도록 한 것으로 그래픽, 멀티미디어 회로에 적용한다.The present invention enables the implementation of a direct color by multiplexing the window bits as a result of delaying the predetermined time by latching the pixel data and delaying the window key by 1/2 pixel clock to provide the D / A converter. Applies to the circuit.

Description

모니터의 다이렉트 칼라 변환장치Direct color converter of monitor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 다이렉트 칼라 변환장치를 적용한 칼라 변환회로의 블럭구성도, 제3도는 본 발명의 다이렉트 칼라 변환장치 블록구성도, 제4도는 본 발명의 다이렉트 칼라 변환장치 상세회로도, 제5도는 본 발명 장치의 동작설명을 위한 제반 신호들의 타이밍도.2 is a block diagram of a color conversion circuit to which the direct color converter of the present invention is applied, FIG. 3 is a block diagram of a direct color converter of the present invention, FIG. 4 is a detailed circuit diagram of the direct color converter of the present invention, and FIG. A timing diagram of various signals for explaining the operation of the apparatus of the present invention.

Claims (3)

입력된 픽셀데이타를 16비트의 다이렉트 칼라데이타로 변환시켜 출력하는 다이렉트 칼라/비트 스프리트 변환수단(14)과, 인덱스 칼라/비트 스프리트 변환기(1)출력 및 상기 다이렉트 칼라 데이타를 선택적으로 프레임 윈도우 비트로 출력하는 멀티플렉서(2')와, 상기 프레임 윈도우 비트 또는 외부 윈도우 비트를 선택적으로 출력하여 D/A변환기(3)에 공급하는 데이타 래치/멀티플렉서(5)로 구성된 모니터의 다이렉트 칼라 변환장치.Direct color / bit split converting means 14 for converting input pixel data into 16-bit direct color data, and outputting the index color / bit split converter 1 and selectively outputting the direct color data as frame window bits. And a data latch / multiplexer (5) for selectively outputting the frame window bit or the external window bit to a D / A converter (3). 제1항에 있어서, 상기 다이렉트 칼라/비트 스프리트 변환기(4)은 픽셀데타를 픽셀클록에 의하여 16비트 다이렉트 칼라 데이타로 얼라인시켜 출력하는 얼라인/제어부(6)와, 어드레스, 데이타, 입출력 라이트 신호를 디코드하여 얼라인/제어부(6) 및 디스플레이 지연부(8)를 제어하는 어드레스 디코더(7)와, 디스플레이 인에이블 신호를 지연시켜 D/A변환기(3)에 다이렉트 칼라모드의 디스플레이 인에이블 신호로 공급하는 디스플레이 지연부(8)와, 윈도우 키이신호를 지연/신호 처리하여 데이타 래치/멀티플렉서(5)의 제어신호로 공급하는 키이신호처리부(9)로 구성된 모니터의 다이렉트 칼라 변환장치.The direct color / bit split converter (4) according to claim 1, wherein the direct color / bit split converter (4) includes an alignment / control unit (6) which aligns and outputs pixel data into 16-bit direct color data by means of a pixel clock, and an address, data, and input / output Address decoder 7 for decoding the signal to control the align / control unit 6 and display delay unit 8, and delaying the display enable signal to enable the direct color mode display in the D / A converter 3. A direct color conversion apparatus for a monitor, comprising a display delay section (8) for supplying a signal and a key signal processing section (9) for delaying / signaling a window key signal and supplying it as a control signal of a data latch / multiplexer (5). 제1항에 있어서, 상기 얼라인/제어부(6)는 픽셀클록의 지연을 위한 D플립플롭(6A) 및 인버터(6B)(5C)와, 수평동기신호를 플립플롭 제어신호로 공급하는 NAND게이트(6D)와, 픽셀데이타를 지연처리된 픽셀클록에 의하여 짝수 및 홀수 픽셀데이타로 각각 래치 출력시키는 데이타 래치(6E)(6F)(6G)와, 지연 픽셀클록을 반전시켜 래치클록으로 공급하는 인버터(6H)로 구성되고, 상기 어드레스 디코더(7)는 입력데이타 저장을 위한 데이타 래치(7A)와, 입력 어드레스를 입출력 라이트 신호에 따라 디코드하여 상기 데이타 래치(7A)에 클록으로 공급하는 디코더(7B)로 구성되고, 상기 디스플레이 지연부(8)는 디스플레이 인에이블 신호를 픽셀클록으로 지연시키기 위한 D플립플롭(8A)과, 인에이블 신호 및 지연된 인에이블 신호를 선택적으로 D/A변환기(3)의 디스플레이 인에이블 신호로 공급하는 멀티플렉서(8B)로 구성되고, 상기 키이신호 처리부(9)는 픽셀클록으로 윈도우 키이를 지연시켜주는 D플립플롭(9A)으로 구성되고, 상기 데이타 래치/멀티 플렉서(5)는 외부 윈도우 비트 데이타 래치(5A)와, 래치출력 또는 프레임 윈도우 비트를 상기 키이신호 처리부(9) 출력에 따라 선택적으로 D/A변환기(3)에 공급하는 멀티플렉서(5B)로 구성된 모니터의 다이렉트 칼라 변환장치.The NAND gate according to claim 1, wherein the alignment / control unit (6) provides a D flip-flop (6A) and an inverter (6B) (5C) for delaying the pixel clock, and a horizontal sync signal as a flip-flop control signal. (6D), a data latch (6E) (6F) (6G) for latching and outputting pixel data to even and odd pixel data by delayed pixel clock, and an inverter for inverting delayed pixel clock and supplying it to the latch clock. 6H, the address decoder 7 includes a data latch 7A for storing input data, and a decoder 7B for decoding the input address in accordance with an input / output write signal and supplying the clock to the data latch 7A as a clock. The display delay unit 8 includes a D flip-flop 8A for delaying the display enable signal to the pixel clock, and a D / A converter 3 for selectively enabling the enable signal and the delayed enable signal. Enable display of The key signal processing section 9 is composed of a D flip-flop 9A for delaying the window key with a pixel clock, and the data latch / multiplexer 5 is externally provided. A direct color converter of a monitor comprising a window bit data latch 5A and a multiplexer 5B for selectively supplying a latch output or frame window bit to the D / A converter 3 in accordance with the output of the key signal processing section 9. . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920005697A 1992-04-06 1992-04-06 Direct color converting apparatus of monitor KR100237960B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920005697A KR100237960B1 (en) 1992-04-06 1992-04-06 Direct color converting apparatus of monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920005697A KR100237960B1 (en) 1992-04-06 1992-04-06 Direct color converting apparatus of monitor

Publications (2)

Publication Number Publication Date
KR930022900A true KR930022900A (en) 1993-11-24
KR100237960B1 KR100237960B1 (en) 2000-01-15

Family

ID=19331436

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920005697A KR100237960B1 (en) 1992-04-06 1992-04-06 Direct color converting apparatus of monitor

Country Status (1)

Country Link
KR (1) KR100237960B1 (en)

Also Published As

Publication number Publication date
KR100237960B1 (en) 2000-01-15

Similar Documents

Publication Publication Date Title
KR870004624A (en) 2-screen television receiver
KR860002825A (en) Synchronous buffer circuit
KR850000859A (en) Information signal transmission method
KR930022900A (en) Direct color converter of monitor
KR910001628A (en) Liquid Crystal Display and Method
KR960030082A (en) RAM access unit in the hard disk controller
KR930018347A (en) External PWM Port Expansion Circuit
KR890009126A (en) Device that converts the compression-converted data from the communication system
KR870005392A (en) Master latch circuit
KR920014287A (en) Control Function Synchronization Method and Device
KR960039627A (en) Input buffer of synchronous memory device
KR900015474A (en) Digital data expansion method and data expansion circuit
JPS57168582A (en) Data decoder
KR940006418A (en) Data transmission method and its execution device
KR970007646A (en) Address conversion circuit
KR930001049A (en) CRT display interface circuit
KR880008573A (en) Data transmission device using analog switch
KR940017870A (en) Window signal generator
KR890010743A (en) Horizontal Shift Circuit in Imaging Device
KR920015949A (en) Channel data detection and storage device of digital exchange
JPS5539965A (en) Data buffer circuit
KR970057904A (en) Line length decoder initial drive circuit
KR890013914A (en) Channel assignment circuit of digital exchange
KR890007589A (en) Color converter for black and white video
KR970051280A (en) Clock Sampling Unit for Synchronous Memory

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070918

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee