KR920015949A - Channel data detection and storage device of digital exchange - Google Patents

Channel data detection and storage device of digital exchange Download PDF

Info

Publication number
KR920015949A
KR920015949A KR1019910000133A KR910000133A KR920015949A KR 920015949 A KR920015949 A KR 920015949A KR 1019910000133 A KR1019910000133 A KR 1019910000133A KR 910000133 A KR910000133 A KR 910000133A KR 920015949 A KR920015949 A KR 920015949A
Authority
KR
South Korea
Prior art keywords
channel
signal
output
channel data
latch
Prior art date
Application number
KR1019910000133A
Other languages
Korean (ko)
Other versions
KR930011181B1 (en
Inventor
권헌철
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910000133A priority Critical patent/KR930011181B1/en
Publication of KR920015949A publication Critical patent/KR920015949A/en
Application granted granted Critical
Publication of KR930011181B1 publication Critical patent/KR930011181B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/08Indicating faults in circuits or apparatus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/22Arrangements for supervision, monitoring or testing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q1/00Details of selecting apparatus or arrangements
    • H04Q1/18Electrical details
    • H04Q1/20Testing circuits or apparatus; Circuits or apparatus for detecting, indicating, or signalling faults or troubles
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M2203/00Aspects of automatic or semi-automatic exchanges
    • H04M2203/05Aspects of automatic or semi-automatic exchanges related to OAM&P

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

내용 없음No content

Description

디지탈교환기의 채널데이타 검출 및 기억장치Channel data detection and storage device of digital exchange

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 디지탈 채널데이타 검출 및 기억장치도. 제3도는 채널데이타 구성도.2 is a digital channel data detection and storage device according to the present invention. 3 is a channel data configuration diagram.

Claims (1)

디지탈교환기의 채널데이타 검출 및 기억장치에 있어서 음성 및 비음성 데이타에 대한 교환기능을 수행하는 디지탈교환기(1)와, 채널 0에서 채널 31까지의 32채널중 검출하고자 하는 임의 채널선택 신호를 발생하는 채널선택기(3)와, 상기 디지탈교환기(1)이 클럭 및 프레임 신호에 의해 상기 채널선택기(3)의 출력을 디코딩하여 특정 채널의 선택번호를 발생하는채널디코더(2)와, 상기 클럭신호에 의해 상기 디지탈교환기(1)의 직렬채널데이타를 16비트의 병렬데이타로 변환하는 직병렬 변환기(4)와, 상기 채널디코더(2)의 출력에 해당 채널데이타를 병렬래치 출력하는 제1래치(5)와, 특정번지의 선택신호를 발생하는 번지선택기(6)와 라이트시작 키신호와 리드시작 키신호를 발생하는 키입력부(7)와, 상기 키입력부(7)에서 라이트시작 키신호와 리드시작 키신호를 입력하여 리드(read) 및 라이트(write) 제어신호를 발생하는 리드/라이트 제어기(8)의 제어신호에 의해 래지출력하는제2래치(11)와, 상기 제2래치(1)의 출력에서 각 채널데이타 비트에 따른 LED를 구동하여 채널데이타 상태를 표시하는 LED구동부(12)와, 상기 번지카운터(9)로부터 카운팅 출력된 번지를 버퍼링하는 버퍼(13)와, 상기 버퍼(13)의 버퍼링신호에특정 번지에 따른 LED를 구동하여 번지 상태를 표시하는 LED구동부(14)으로 구성됨을 특징으로 하는 디지탈 채널데이타검출 및 기억장치.Digital exchanger 1 performing exchange function for voice and non-voice data in channel data detection and storage device of digital exchanger, and generating arbitrary channel selection signal to be detected among 32 channels from channel 0 to channel 31 A channel selector (3), and a channel decoder (2) in which the digital switch (1) decodes the output of the channel selector (3) by clock and frame signals to generate a selection number of a particular channel, and to the clock signal. And a serial-to-parallel converter 4 for converting serial channel data of the digital exchanger 1 into 16-bit parallel data, and a first latch 5 for parallel latch output of the channel data to the output of the channel decoder 2. ), A address selector 6 for generating a selection signal of a specific address, a key input unit 7 for generating a write start key signal and a read start key signal, and a write start key signal and lead start in the key input unit 7. Kissin The second latch 11 for latch output by the control signal of the read / write controller 8 which generates a read and write control signal by inputting a, and at the output of the second latch 1 LED driver 12 for driving the LED according to each channel data bit to display the channel data state, a buffer 13 for buffering the address counted and output from the address counter 9, and buffering of the buffer 13 Digital channel data detection and storage device, characterized in that consisting of an LED driver for displaying the state of the address by driving the LED according to a specific address to the signal. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019910000133A 1991-01-08 1991-01-08 Channel data detecting & storing system in digital exchange KR930011181B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910000133A KR930011181B1 (en) 1991-01-08 1991-01-08 Channel data detecting & storing system in digital exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910000133A KR930011181B1 (en) 1991-01-08 1991-01-08 Channel data detecting & storing system in digital exchange

Publications (2)

Publication Number Publication Date
KR920015949A true KR920015949A (en) 1992-08-27
KR930011181B1 KR930011181B1 (en) 1993-11-24

Family

ID=19309517

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910000133A KR930011181B1 (en) 1991-01-08 1991-01-08 Channel data detecting & storing system in digital exchange

Country Status (1)

Country Link
KR (1) KR930011181B1 (en)

Also Published As

Publication number Publication date
KR930011181B1 (en) 1993-11-24

Similar Documents

Publication Publication Date Title
KR890007285A (en) FIFO Buffer Controller
KR960020510A (en) Line length decoder
KR910001771A (en) Semiconductor memory device
KR880011671A (en) Bitmap Display with Hardware Window Function
KR920015949A (en) Channel data detection and storage device of digital exchange
KR890017658A (en) ADSR data output control system of electronic musical instrument
KR960001999A (en) Memory bank select circuit
KR970029070A (en) First-in, first-out memory device with different size of input / output data and method
KR970025144A (en) Memory interface method and circuit of variable length decoder
KR970029828A (en) Memory access devices
KR950006601A (en) High speed data memory device
KR970002823A (en) Interface between memory and drive unit for plasma display panel
KR960036584A (en) OSD size converter
KR930001050A (en) Audio signal recording and reproducing apparatus using semiconductor memory
KR930008581A (en) Keyboard Voice Notification Device of Computer
KR920000069A (en) Memory IC with Parallel and Serial Output Conversion
KR960015232A (en) Memory device with the function of cache memory
KR900005830A (en) Channel data detection device of digital exchange
KR900019490A (en) Word deinterleave circuit of MUSE voice decoder
KR950013255A (en) Address generator according to frame and field structure
KR950015371A (en) Row address pass circuit of DRAM device
KR940012845A (en) Digital Level Audio Level Meter Driver Circuit
KR960042389A (en) Burst Page Access Device
KR970049475A (en) Internal RAM data display device of microcontroller using memory
KR970029068A (en) I / O device of memory

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20041022

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee