KR920022570A - 제너다이오드 제조방법 - Google Patents

제너다이오드 제조방법 Download PDF

Info

Publication number
KR920022570A
KR920022570A KR1019910008226A KR910008226A KR920022570A KR 920022570 A KR920022570 A KR 920022570A KR 1019910008226 A KR1019910008226 A KR 1019910008226A KR 910008226 A KR910008226 A KR 910008226A KR 920022570 A KR920022570 A KR 920022570A
Authority
KR
South Korea
Prior art keywords
oxide film
zener diode
nitride film
diode manufacturing
heat treatment
Prior art date
Application number
KR1019910008226A
Other languages
English (en)
Other versions
KR100215907B1 (ko
Inventor
손문익
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910008226A priority Critical patent/KR100215907B1/ko
Publication of KR920022570A publication Critical patent/KR920022570A/ko
Application granted granted Critical
Publication of KR100215907B1 publication Critical patent/KR100215907B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

내용 없음.

Description

제너다이오드 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도 (a)-(b)는 본발명에 따른 열처리 공정을 이용한 제너다이오드 제조를 설명하기 위한 공정단면도 이다.

Claims (2)

  1. n형 반도체 기판상에 배리어 산화막을 성장시키고 제너 영역의 상기 배리어 산화막을 제거한후 붕소를 이온주입하는 공정과, 전면에 질화막을 도포하고 필드영역의 상기 질화막을 제거하는 공정과, 질소가스 분위기하에서 열처리하고 상기 필드영역에 필드산화막을 성장시킨후 남아있는 상기 질화막을 제거하는 공정으로 이루어진 제너다이오드 제조방법.
  2. 제1항에 있어서, 상기 질소가스 분위기 하에서의 열처리는 700℃에서 1시간 이상 실시하고 계속해서 970℃에서 30분 이상 실시함을 특징으로 하는 제너 다이오드 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910008226A 1991-05-22 1991-05-22 제너다이오드제조방법 KR100215907B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910008226A KR100215907B1 (ko) 1991-05-22 1991-05-22 제너다이오드제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910008226A KR100215907B1 (ko) 1991-05-22 1991-05-22 제너다이오드제조방법

Publications (2)

Publication Number Publication Date
KR920022570A true KR920022570A (ko) 1992-12-19
KR100215907B1 KR100215907B1 (ko) 1999-08-16

Family

ID=19314718

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910008226A KR100215907B1 (ko) 1991-05-22 1991-05-22 제너다이오드제조방법

Country Status (1)

Country Link
KR (1) KR100215907B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100249183B1 (ko) * 1997-06-09 2000-03-15 김영환 격리막 형성 방법

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100249183B1 (ko) * 1997-06-09 2000-03-15 김영환 격리막 형성 방법

Also Published As

Publication number Publication date
KR100215907B1 (ko) 1999-08-16

Similar Documents

Publication Publication Date Title
WO2001043174A3 (en) Fabrication of gallium nitride layers on textured silicon substrates
KR900017110A (ko) 반도체장치의 제조방법
KR890011097A (ko) 반도체장치의 제조방법
KR920022570A (ko) 제너다이오드 제조방법
JPS5737886A (en) Semiconductor device
MY121209A (en) Semiconductor device and production thereof.
KR920017171A (ko) 바이폴라 트랜지스터의 배리드층 형성방법
KR100267491B1 (ko) 실리콘기판의전처리방법
EP0232148A3 (en) Photoelectric converting device and method for producing the same
KR920003473A (ko) 씨모스소자의 산화막 성장방법
KR920013668A (ko) 반도체 장치의 소자격리 방법
KR970053379A (ko) 소자 격리영역의 형성방법
KR950021348A (ko) 반도체 바이폴라 소자의 메몰층 제조 방법
KR940016454A (ko) 알루미늄 비소(AlAs) 보호막을 이용한 화합물 반도체 소자의 제조방법
KR940010244A (ko) 국부산화막 형성방법
KR870006632A (ko) 반한체소자의 sos구조 개선방법
KR900001030A (ko) 고전압용 반도체 소자 및 그 제조방법
KR970008471A (ko) 반도체소자 제조방법
KR920017213A (ko) 반도체 장치의 소자격리 방법
KR970054176A (ko) 고집적 반도체 소자 제조 방법
JPS56135973A (en) Manufacture of semiconductor device
KR890016681A (ko) I^2l디지탈 소자 제조방법
KR920005379A (ko) 바이폴라 소자 제조방법
KR920003462A (ko) 바이폴라 반도체 소자 제조방법
KR930001307A (ko) 반도체 장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050422

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee