KR920015876U - 와이어드 낸드 로직 게이트 회로 - Google Patents

와이어드 낸드 로직 게이트 회로

Info

Publication number
KR920015876U
KR920015876U KR2019910000482U KR910000482U KR920015876U KR 920015876 U KR920015876 U KR 920015876U KR 2019910000482 U KR2019910000482 U KR 2019910000482U KR 910000482 U KR910000482 U KR 910000482U KR 920015876 U KR920015876 U KR 920015876U
Authority
KR
South Korea
Prior art keywords
gate circuit
logic gate
nand logic
wired nand
wired
Prior art date
Application number
KR2019910000482U
Other languages
English (en)
Other versions
KR0117120Y1 (ko
Inventor
강문성
Original Assignee
엘지반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지반도체주식회사 filed Critical 엘지반도체주식회사
Priority to KR2019910000482U priority Critical patent/KR0117120Y1/ko
Publication of KR920015876U publication Critical patent/KR920015876U/ko
Application granted granted Critical
Publication of KR0117120Y1 publication Critical patent/KR0117120Y1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
KR2019910000482U 1991-01-14 1991-01-14 와이어드 낸드 로직 게이트 회로 KR0117120Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910000482U KR0117120Y1 (ko) 1991-01-14 1991-01-14 와이어드 낸드 로직 게이트 회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910000482U KR0117120Y1 (ko) 1991-01-14 1991-01-14 와이어드 낸드 로직 게이트 회로

Publications (2)

Publication Number Publication Date
KR920015876U true KR920015876U (ko) 1992-08-17
KR0117120Y1 KR0117120Y1 (ko) 1998-06-01

Family

ID=19309771

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910000482U KR0117120Y1 (ko) 1991-01-14 1991-01-14 와이어드 낸드 로직 게이트 회로

Country Status (1)

Country Link
KR (1) KR0117120Y1 (ko)

Also Published As

Publication number Publication date
KR0117120Y1 (ko) 1998-06-01

Similar Documents

Publication Publication Date Title
DE69222560D1 (de) Halbleiterfestwertspeicher
DE69225537D1 (de) Integrierte Speicherschaltung
DE69221218T2 (de) Halbleiterspeicher
DE69216695D1 (de) Halbleiterspeicher
DE4291224T1 (de) BiCMOS-Logik-Verknüpfungsschaltung
DE69124925T2 (de) Mehrfachpegellogische Eingangsschaltung
DE69225850T2 (de) Logiksimulator
DE69224559D1 (de) Halbleiterspeicher
DE69225366D1 (de) Nichtflüchtige Speicherschaltung
DE69428649D1 (de) LSI-Toranordnung
DE68923343T2 (de) NAND Gateschaltungen.
KR920015876U (ko) 와이어드 낸드 로직 게이트 회로
DE69320228T2 (de) ODER-Verdrahtete logische Schaltung
DE69223857T2 (de) Halbleiterspeicher
KR920015882U (ko) 와이어드 오아 로직 게이트 회로
DE69122184T2 (de) Schwellenfreie logische Schaltung
KR920015877U (ko) 와이어드 노아 로직 게이트 회로
KR920015878U (ko) 와이어드 앤드 로직 게이트 회로
DE69223660D1 (de) Fehlersichere Logikschaltung
DE69130024D1 (de) Integrierte Schaltung mit isoliertem Gate
DE69215166D1 (de) Halbleiterspeicher
KR930016768U (ko) 낸드게이트의 구조
KR910005118U (ko) 씨모스 낸드게이트
KR930012326U (ko) 씨모스 논리회로
DE69317683T2 (de) Halbleiter-Logikschaltung

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

E902 Notification of reason for refusal
B701 Decision to grant
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20041230

Year of fee payment: 8

EXPY Expiration of term