KR910013830A - Signal subhighway and channel group selection circuit of general purpose signal transceiver circuit pack - Google Patents

Signal subhighway and channel group selection circuit of general purpose signal transceiver circuit pack Download PDF

Info

Publication number
KR910013830A
KR910013830A KR1019890019682A KR890019682A KR910013830A KR 910013830 A KR910013830 A KR 910013830A KR 1019890019682 A KR1019890019682 A KR 1019890019682A KR 890019682 A KR890019682 A KR 890019682A KR 910013830 A KR910013830 A KR 910013830A
Authority
KR
South Korea
Prior art keywords
signal
channel group
group selection
decoder
highway
Prior art date
Application number
KR1019890019682A
Other languages
Korean (ko)
Other versions
KR920005009B1 (en
Inventor
김덕환
이형호
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019890019682A priority Critical patent/KR920005009B1/en
Publication of KR910013830A publication Critical patent/KR910013830A/en
Application granted granted Critical
Publication of KR920005009B1 publication Critical patent/KR920005009B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/22Arrangements for supervision, monitoring or testing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

내용 없음.No content.

Description

범용신호 송수신 회로팩의 신호 서브하이웨이 및 채널그룹 선택회로Signal subhighway and channel group selection circuit of general purpose signal transceiver circuit pack

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 개략적인 구성을 나타낸 블럭도.1 is a block diagram showing a schematic configuration of the present invention.

Claims (4)

전자 교환기의 신호 서비스 장치에 있어서, 콘트롤러로부터 신호서브 하이웨이 및 채널그룹 지정정보(D0),(D1),(D3),(D4)와 인에이블 신호가 입력되는 래치(1)와, 래치(1)를 경유한 신호서브 하이웨이 및 채널그룹지정정보(D0′),(D1′) 및 (D3),(D4)가 각각 입력되는 제1디코우더(2) 및 제2디코우더(3)와, 제2디코우더(3)를 통과한 채널그룹 선택신호와 클럭주파수가 입력되는 플립플롭(4)과, 플립플롭(4)의 출력신호(FFO) 및 제2디코우더(3)의 채널그룹 선택신호가 입력되는 배타적 논리 게이트(5)와, 제 1디코우더(2)의 신호 서브 하이웨이 선택신호및 배타적 논리 게이트(5)의 출력신호가 입력되는 3상태 버퍼 논리 게이트를 구성됨을 특징으로 하는 범용신호 송수신 회로 팩의 신호서브 하이웨이 및 채널그룹선택 회로.A signal service apparatus of an electronic switch, comprising: enable signal and signal sub-highway and channel group designation information (D0), (D1), (D3), and (D4) from a controller Is inputted to the latch 1 and the first decoder to which the signal sub highway and the channel group designation information D0 ', D1', and D3 and D4 are respectively input. (2) and a channel group selection signal passing through the second decoder 3 and the second decoder 3 And a flip-flop (4) to which a clock frequency is input, an output signal (FFO) of the flip-flop (4), and a channel group selection signal of the second decoder (3). Sub-highway selection signal of the exclusive logic gate 5 and the first decoder 2 to which is inputted. And an output signal of the exclusive logic gate 5 The signal sub highway and channel group selection circuit of the general-purpose signal transceiver circuit pack, characterized in that a three-state buffer logic gate is inputted. 제1항에 있어서, 제2디코우더(3)의 채널그룹 선택신호가 선택된 경우에는 클럭주파수에 상관없이 3상태 버퍼 논리 게이트(6)를 항상 인에이블 시켜 신호서브 하이웨이 중에서 선택된 하나를 선택할 수 있도록 한 범용신호 송수신 회로팩의 신호서브 하이웨이 및 채널그룹 선택회로.The channel group selection signal of the second decoder (3). When is selected, the signal sub highway and channel group selection circuit of the general-purpose signal transmission / reception circuit pack for enabling the three-state buffer logic gate (6) to always be selected regardless of the clock frequency to select one of the signal sub highways. 제1항에 있어서, 채널 그룹 선택신호가 선택된 경우에는 3상태 버퍼 논리 게이트(6)를 항상 디스에이블 시켜 선택되지 않도록 한 범용신호 송수신 회로 팩의 신호 서브 하이웨이 및 채널그룹 선택 회로.The channel group selection signal of claim 1, The signal subhighway and channel group selection circuit of the general-purpose signal transceiver circuit pack which always disables the tri-state buffer logic gate 6 when it is selected. 제1항에 있어서, 채널그룹 선택신호가 선택된 경우에는 클럭 주파수 신호에 따라 2채널 씩의 주기로 High와 Low가 반복되면서 반복되면서 선택되도록 범용 신호 송수신 호로 팩의 신호서브 하이웨이 및 채널그룹 선택회로.The channel group selection signal of claim 1, If is selected, the signal sub-highway and channel group selection circuit of the general-purpose signal transmission / reception circuit are selected to be repeated while the high and low are repeated in cycles of two channels according to the clock frequency signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890019682A 1989-12-27 1989-12-27 Channel-group selection circuit KR920005009B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890019682A KR920005009B1 (en) 1989-12-27 1989-12-27 Channel-group selection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890019682A KR920005009B1 (en) 1989-12-27 1989-12-27 Channel-group selection circuit

Publications (2)

Publication Number Publication Date
KR910013830A true KR910013830A (en) 1991-08-08
KR920005009B1 KR920005009B1 (en) 1992-06-22

Family

ID=19293789

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890019682A KR920005009B1 (en) 1989-12-27 1989-12-27 Channel-group selection circuit

Country Status (1)

Country Link
KR (1) KR920005009B1 (en)

Also Published As

Publication number Publication date
KR920005009B1 (en) 1992-06-22

Similar Documents

Publication Publication Date Title
KR900005264A (en) Clock Signal Switching Circuit and Its Switching Method
KR920001850A (en) Flip-flop with scan path
KR910008964A (en) Frequency division circuits where the division ratio can be changed
DE69531597D1 (en) TEST METHOD AND FLIPFLOP WITH A COMPREHENSIVE ELECTRONIC CIRCUIT
KR960025082A (en) Data transmission device
KR970055506A (en) Mixed Voltage Input Buffer
KR910013830A (en) Signal subhighway and channel group selection circuit of general purpose signal transceiver circuit pack
SU569036A1 (en) Binary-to-telegraphic code converter
KR970000254B1 (en) Clock-doubling apparatus
KR960039627A (en) Input buffer of synchronous memory device
KR960001978A (en) Barrel shifter circuit
KR900015474A (en) Digital data expansion method and data expansion circuit
KR970076207A (en) Input stage circuit of Micro-Procesor
KR920003714A (en) Output path occupancy indicating device of space division exchange
KR930020843A (en) Clock signal selection circuit
KR890012450A (en) Logic circuit
KR900008778A (en) 3-state buffer circuit
KR910010319A (en) Triple memory method and circuit
KR970023407A (en) High speed I / O driver structure
KR910014716A (en) Radar operation check circuit
KR930014083A (en) I / O bus interface unit
KR910013958A (en) Channel loopback control circuit of general purpose signal transmission / reception circuit pack
KR970051236A (en) Cycle time measuring device of semiconductor memory device
KR910015140A (en) Virtual Subframe Signal Generation Circuit for Pulse Code Modulation Data Transmission
KR970055398A (en) Latch and Flip-Flop Circuits

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980313

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee