KR920003714A - Output path occupancy indicating device of space division exchange - Google Patents

Output path occupancy indicating device of space division exchange Download PDF

Info

Publication number
KR920003714A
KR920003714A KR1019900010015A KR900010015A KR920003714A KR 920003714 A KR920003714 A KR 920003714A KR 1019900010015 A KR1019900010015 A KR 1019900010015A KR 900010015 A KR900010015 A KR 900010015A KR 920003714 A KR920003714 A KR 920003714A
Authority
KR
South Korea
Prior art keywords
output path
output
bit
latch means
data
Prior art date
Application number
KR1019900010015A
Other languages
Korean (ko)
Other versions
KR920011077B1 (en
Inventor
박승현
박권철
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019900010015A priority Critical patent/KR920011077B1/en
Publication of KR920003714A publication Critical patent/KR920003714A/en
Application granted granted Critical
Publication of KR920011077B1 publication Critical patent/KR920011077B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/22Arrangements for supervision, monitoring or testing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

내용 없음.No content.

Description

공간 분할 교환의 출력경로 점유지시장치Occupation path occupancy indicating device for space division exchange

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 구성도.1 is a block diagram of the present invention.

제2도는 16×16스페이스 매트릭스로 구성된 공간 분할 스위치의 구성도.2 is a block diagram of a space division switch composed of a 16 × 16 space matrix.

Claims (3)

해당 출력경로를 지시하고 해당 출력경로를 연결 혹은 절단시켜 주기 위한 제어 데이터를 입력하기 위한 다수의 제어 데이터 입력라인, 상기 다수의 제어 데이터 입력라인에 연결되어 상기 제어 데이터를 디코딩하기 위한 다수의 디코더, 상기 다수의 디코더에 연결되어 상기 디코딩된 데이터를 래치하기 위한 다수의 제1래치수단, 상기 다수의 제1래치수단에 연결되어 상기 래치된 데이터를 논리합하여 1비트의 출력경로 점유지시 비트를 출력하는 다수의 앤드게이트, 상기 다수의 제1래치수단에 연결되어 상기 래치된 제어 데이터에 따라 입력 하이웨이를 경유하여 입력된 PCM 데이터를 해당 출력 경로로 출력하기 위한 다수의 스페이스 매트릭스 회로팩으로 구성된 공간분할 스위치 및 상기 공간분할 스위치 및 상기 다수의 앤드게이트중 해당되는 하나의 앤드게이트에 연결되어 상기 공간분할 스위치를 통과한 PCM 데이터가 출력되는 시점과 상기 하나의 앤드게이트를 거쳐 출력되는 시점이 동일하도록 하여 시간적으로 정렬한 후 출력하기 위한 다수의 제2래치수단으로 구성된 것을 특징으로 하는 출력경로 점유지시장치.A plurality of control data input lines for indicating a corresponding output path and inputting control data for connecting or cutting the output path, a plurality of decoders connected to the plurality of control data input lines for decoding the control data; A plurality of first latch means connected to the plurality of decoders for latching the decoded data, and a plurality of first latch means connected to the plurality of first latch means to logically combine the latched data to output a one-bit output path occupied bit And a plurality of space matrix circuit packs connected to the plurality of AND gates and the plurality of first latch means to output the PCM data input via the input highway to the corresponding output path according to the latched control data. A switch and the space division switch and a corresponding lower one of the plurality of end gates And a plurality of second latch means for outputting the time alignment after outputting the PCM data passing through the space dividing switch and the time outputted through the one and gate to be the same. Output path occupancy indicating device, characterized in that. 제1항에 있어서, 상기 공간분할 스위치의 상기 다수의 스페이스메트릭스 회로팩으로부터 출력되는 데이터는 출력경로 점유지시 비트를 포함하고 있는 것을 특징으로 하는 출력경로 점유지시장치.The apparatus of claim 1, wherein the data output from the plurality of space matrix circuit packs of the space division switch includes an output path occupancy indicating bit. 제2항에 있어서, 상기 공간분할 스위치는 상기 다수의 스페이스 매트릭스 회로팩에 연결된 다수의 선택기를 포함하고 있으며, 상기 다수의 선택기는 상기 출력경로 점유지시 비트와 상기 다수의 스페이스 매트릭스 회로팩으로 부터 출력된 PCM 데이터를 입력되도록 하여 상기 점유지시 비트에 따라 상기 PCM데이터를 선택하도록 구성되어 있는 것을 특징으로 하는 출력경로 점유지시 장치.3. The apparatus of claim 2, wherein the space division switch comprises a plurality of selectors connected to the plurality of space matrix circuit packs, the plurality of selectors from the output path occupation bit and the plurality of space matrix circuit packs. And output the PCM data to be input so as to select the PCM data according to the occupancy bit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900010015A 1990-07-03 1990-07-03 Path holding indicating device of space division switching KR920011077B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900010015A KR920011077B1 (en) 1990-07-03 1990-07-03 Path holding indicating device of space division switching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900010015A KR920011077B1 (en) 1990-07-03 1990-07-03 Path holding indicating device of space division switching

Publications (2)

Publication Number Publication Date
KR920003714A true KR920003714A (en) 1992-02-29
KR920011077B1 KR920011077B1 (en) 1992-12-26

Family

ID=19300835

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900010015A KR920011077B1 (en) 1990-07-03 1990-07-03 Path holding indicating device of space division switching

Country Status (1)

Country Link
KR (1) KR920011077B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100428665B1 (en) * 1998-11-10 2004-06-30 엘지전자 주식회사 Processor Control Space Division Switch Device and Method
US8564713B2 (en) 2009-12-22 2013-10-22 Canon Kabushiki Kaisha Image pickup apparatus that makes movement of focus lens inconspicuous, and control method for the image pickup apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100428665B1 (en) * 1998-11-10 2004-06-30 엘지전자 주식회사 Processor Control Space Division Switch Device and Method
US8564713B2 (en) 2009-12-22 2013-10-22 Canon Kabushiki Kaisha Image pickup apparatus that makes movement of focus lens inconspicuous, and control method for the image pickup apparatus

Also Published As

Publication number Publication date
KR920011077B1 (en) 1992-12-26

Similar Documents

Publication Publication Date Title
KR910013283A (en) Static RAM with Redundancy Structure
KR900015323A (en) Semiconductor memory
KR930001222A (en) Storage unit with 2-valent / N-valent conversion unit
KR970023456A (en) Column Redundancy Circuit in Semiconductor Memory Devices Using Decoded Fuses
KR920702121A (en) Encoding / Decoding Devices and Their Communication Networks
KR850003610A (en) Semiconductor memory device
KR890006003A (en) Data input / output circuit
KR900005469A (en) Serial I / O Semiconductor Memory
KR880000966A (en) Semiconductor memory devices capable of selective operation of memory cell blocks
KR910008730A (en) Semiconductor memory
KR920003714A (en) Output path occupancy indicating device of space division exchange
KR840001410A (en) Programmable Logic Units
KR910014940A (en) Semiconductor memory
KR960026651A (en) Fusing system
KR970051151A (en) Semiconductor memory device having a function of performing a write operation without input of external data
KR960015577A (en) Improved Ramcoassel and Output Buffer Circuits in Semiconductor Memory Circuits
KR930001210A (en) Semiconductor memory circuit with bit clear and register initialization
KR920020525A (en) Redundancy Circuit for Semiconductor Memory Devices
KR920003769A (en) Surround control circuit
KR900019388A (en) Scan Data Conversion Circuit
KR890006031A (en) Space switch of electronic exchange
KR930002662Y1 (en) Decorder circuit
KR890007290A (en) Semiconductor memory device with level converter
KR920003715A (en) Misconnected path monitoring device of space division exchange
KR960028628A (en) Speed matching device of common line signal device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980929

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee