KR910007102A - 두 보디의 결합 방법 - Google Patents

두 보디의 결합 방법 Download PDF

Info

Publication number
KR910007102A
KR910007102A KR1019900013601A KR900013601A KR910007102A KR 910007102 A KR910007102 A KR 910007102A KR 1019900013601 A KR1019900013601 A KR 1019900013601A KR 900013601 A KR900013601 A KR 900013601A KR 910007102 A KR910007102 A KR 910007102A
Authority
KR
South Korea
Prior art keywords
layer
pure boron
high temperature
flat surface
connecting layer
Prior art date
Application number
KR1019900013601A
Other languages
English (en)
Other versions
KR0185384B1 (ko
Inventor
하이스마 얀
아드리아누스 코르넬루스 마리아 스피링스 기예스베르투스
기예스베르투스 반 리로프 요젭
프레데릭 반 덴 베르그 헨드릭
Original Assignee
프레데릭 얀 스미트
엔. 브이. 필립스 글로아이람펜파브리켄
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프레데릭 얀 스미트, 엔. 브이. 필립스 글로아이람펜파브리켄 filed Critical 프레데릭 얀 스미트
Publication of KR910007102A publication Critical patent/KR910007102A/ko
Application granted granted Critical
Publication of KR0185384B1 publication Critical patent/KR0185384B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/133Reflow oxides and glasses
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S228/00Metal fusion bonding
    • Y10S228/903Metal to nonmetal

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Ceramic Products (AREA)
  • Thin Film Transistor (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)

Abstract

내용 없음

Description

두 보디의 결합 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 내지 제 4 도는 본 발명에 따른 두 보디의 여러 결합 공정 단계를 도시한 도면.

Claims (7)

  1. 제 1 보디 및 제 2 보디를 결합하는 방법으로서, 상기 제 1 보디에 플랫표면이 제공되고 실리콘 산화물층으로 코팅된 상기 제 2 보디에 또한 플랫표면이 제공되며, 붕소를 함유한 연결층이 상기 두 플랫표면중 최소한 하나에 인가되고, 고온에서 몇 시간동안 상기 플랫표면과 함께 상기 제 1 보디 및 제 2 보디가 서로에 대해 압착되며, 그 후 상기 두 보디중 하나가 물질 제거법에 의해 얇게 만들어지는 두 보디 결합 방법에 있어서, 순 붕소층이 연결층을 통해 사용되는 것을 특징으로 하는 두 보디 결합 방법.
  2. 제 1 항에 있어서, 상기 제 1 보디 및 제 2 보디가 서로 압착되기 전에 순 붕소로 구성된 상기 연결층이 연마 처리 과정을 리시브하는 것을 특징으로 하는 두 보디 결합 방법.
  3. 제 2 항에 있어서, 상기 연마 처리 과정이 실행되므로써 광학적으로 매끄러운 표면이 얻어지는 것을 특징으로 하는 두 보디 결합 방법.
  4. 제 3 항에 있어서, 상기 연결층이 상기 양 표면상에 제공되는 것을 특징으로 하는 두 보디 결합 방법.
  5. 상기 선행항중 어느 한 항에 있어서, 상기 제 1 보디 및 제 2 보디가 최소한 수분 및 최대한 네시간 동안 900 및 1050℃사이의 고온에서 1×10 및 1×10N/m 사이의 압력으로 서로에 대해 압착되는 것을 특징으로 하는 두 보디 결합 방법.
  6. 상기 선행항중 어느 한 항에 있어서, 순 붕소로 구성된 상기 층이 1과 200mm사이의 두께를 가지며, 실리콘 산화물층이 0.01과 2㎛ 사이의 두께를 가지는 것을 특징으로 하는 두 보디 결합 방법.
  7. 상기 선행항중 어느 한 항에 있어서, 상기 결합을 형성하는데 필요한 고온이 방사에 의해 상기 순 붕소를 가열하므로써 얻어지며 상기 방사가 상기 보디에 의해 투과되고 상기 순 붕소층에 의해 흡수되는 것을 특징으로 하는 두 보디 결합 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임
KR1019900013601A 1989-09-12 1990-08-31 두 보디의 결합 방법 KR0185384B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8902271A NL8902271A (nl) 1989-09-12 1989-09-12 Werkwijze voor het verbinden van twee lichamen.
NL8902271 1989-09-12

Publications (2)

Publication Number Publication Date
KR910007102A true KR910007102A (ko) 1991-04-30
KR0185384B1 KR0185384B1 (ko) 1999-04-15

Family

ID=19855295

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900013601A KR0185384B1 (ko) 1989-09-12 1990-08-31 두 보디의 결합 방법

Country Status (6)

Country Link
US (1) US5054683A (ko)
EP (1) EP0417838B1 (ko)
JP (1) JP2857802B2 (ko)
KR (1) KR0185384B1 (ko)
DE (1) DE69015291T2 (ko)
NL (1) NL8902271A (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100857224B1 (ko) * 2008-03-28 2008-09-05 주식회사 코디에스 레이저를 이용한 프로브카드 제조장치 및 방법
KR100857228B1 (ko) * 2008-03-28 2008-09-05 주식회사 코디에스 프로브카드 제조장치 및 방법

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2812405B2 (ja) * 1991-03-15 1998-10-22 信越半導体株式会社 半導体基板の製造方法
JPH04365377A (ja) * 1991-06-13 1992-12-17 Agency Of Ind Science & Technol 半導体装置
JP3237888B2 (ja) * 1992-01-31 2001-12-10 キヤノン株式会社 半導体基体及びその作製方法
US5227313A (en) * 1992-07-24 1993-07-13 Eastman Kodak Company Process for making backside illuminated image sensors
US5441591A (en) * 1993-06-07 1995-08-15 The United States Of America As Represented By The Secretary Of The Navy Silicon to sapphire bond
JPH07169660A (ja) * 1993-09-09 1995-07-04 Xerox Corp ウェハ対を接合する装置及び方法
US7148119B1 (en) 1994-03-10 2006-12-12 Canon Kabushiki Kaisha Process for production of semiconductor substrate
US6015980A (en) * 1996-03-08 2000-01-18 The Regents Of The University Of California Metal layered semiconductor laser
US5977604A (en) * 1996-03-08 1999-11-02 The Regents Of The University Of California Buried layer in a semiconductor formed by bonding
US6045625A (en) * 1996-12-06 2000-04-04 Texas Instruments Incorporated Buried oxide with a thermal expansion matching layer for SOI
US5932045A (en) * 1997-06-02 1999-08-03 Lucent Technologies Inc. Method for fabricating a multilayer optical article
US6362075B1 (en) * 1999-06-30 2002-03-26 Harris Corporation Method for making a diffused back-side layer on a bonded-wafer with a thick bond oxide
US6737337B1 (en) * 2001-04-27 2004-05-18 Advanced Micro Devices, Inc. Method of preventing dopant depletion in surface semiconductor layer of semiconductor-on-insulator (SOI) device
US6721076B2 (en) 2001-08-03 2004-04-13 Inphase Technologies, Inc. System and method for reflective holographic storage with associated multiplexing techniques
US7112359B2 (en) 2001-08-22 2006-09-26 Inphase Technologies, Inc. Method and apparatus for multilayer optical articles
US7001541B2 (en) * 2001-09-14 2006-02-21 Inphase Technologies, Inc. Method for forming multiply patterned optical articles
US6825960B2 (en) * 2002-01-15 2004-11-30 Inphase Technologies, Inc. System and method for bitwise readout holographic ROM
US7545481B2 (en) * 2003-11-24 2009-06-09 Asml Netherlands B.V. Lithographic apparatus and device manufacturing method
WO2005054953A2 (en) * 2003-11-24 2005-06-16 Carl-Zeiss Smt Ag Holding device for an optical element in an objective
US20070082179A1 (en) * 2005-10-07 2007-04-12 Wade James J Method and apparatus for forming optical articles
US9171721B2 (en) 2010-10-26 2015-10-27 Medtronic, Inc. Laser assisted direct bonding
US8666505B2 (en) 2010-10-26 2014-03-04 Medtronic, Inc. Wafer-scale package including power source
US8796109B2 (en) * 2010-12-23 2014-08-05 Medtronic, Inc. Techniques for bonding substrates using an intermediate layer
US10197501B2 (en) 2011-12-12 2019-02-05 Kla-Tencor Corporation Electron-bombarded charge-coupled device and inspection systems using EBCCD detectors
US9496425B2 (en) * 2012-04-10 2016-11-15 Kla-Tencor Corporation Back-illuminated sensor with boron layer
US9601299B2 (en) 2012-08-03 2017-03-21 Kla-Tencor Corporation Photocathode including silicon substrate with boron layer
US9426400B2 (en) 2012-12-10 2016-08-23 Kla-Tencor Corporation Method and apparatus for high speed acquisition of moving images using pulsed illumination
US9478402B2 (en) 2013-04-01 2016-10-25 Kla-Tencor Corporation Photomultiplier tube, image sensor, and an inspection system using a PMT or image sensor
JP6180162B2 (ja) * 2013-04-09 2017-08-16 アルバック成膜株式会社 基板の貼り合わせ方法および貼り合わせ基板
US9347890B2 (en) 2013-12-19 2016-05-24 Kla-Tencor Corporation Low-noise sensor and an inspection system using a low-noise sensor
US9748294B2 (en) 2014-01-10 2017-08-29 Hamamatsu Photonics K.K. Anti-reflection layer for back-illuminated sensor
US9410901B2 (en) 2014-03-17 2016-08-09 Kla-Tencor Corporation Image sensor, an inspection system and a method of inspecting an article
US9767986B2 (en) 2014-08-29 2017-09-19 Kla-Tencor Corporation Scanning electron microscope and methods of inspecting and reviewing samples
US9865533B2 (en) 2014-12-24 2018-01-09 Medtronic, Inc. Feedthrough assemblies
US10124559B2 (en) 2014-12-24 2018-11-13 Medtronic, Inc. Kinetically limited nano-scale diffusion bond structures and methods
US9968794B2 (en) 2014-12-24 2018-05-15 Medtronic, Inc. Implantable medical device system including feedthrough assembly and method of forming same
US10136535B2 (en) 2014-12-24 2018-11-20 Medtronic, Inc. Hermetically-sealed packages including feedthrough assemblies
US9860466B2 (en) 2015-05-14 2018-01-02 Kla-Tencor Corporation Sensor with electrically controllable aperture for inspection and metrology systems
US10748730B2 (en) 2015-05-21 2020-08-18 Kla-Tencor Corporation Photocathode including field emitter array on a silicon substrate with boron layer
US10462391B2 (en) 2015-08-14 2019-10-29 Kla-Tencor Corporation Dark-field inspection using a low-noise sensor
US10098589B2 (en) 2015-12-21 2018-10-16 Medtronic, Inc. Sealed package and method of forming same
US10313622B2 (en) 2016-04-06 2019-06-04 Kla-Tencor Corporation Dual-column-parallel CCD sensor and inspection systems using a sensor
JP2018151602A (ja) * 2017-03-15 2018-09-27 セイコーエプソン株式会社 接合光学部材の製造方法、虚像表示装置の製造方法、導光装置及び虚像表示装置
US11114489B2 (en) 2018-06-18 2021-09-07 Kla-Tencor Corporation Back-illuminated sensor and a method of manufacturing a sensor
US10943760B2 (en) 2018-10-12 2021-03-09 Kla Corporation Electron gun and electron microscope
US11114491B2 (en) 2018-12-12 2021-09-07 Kla Corporation Back-illuminated sensor and a method of manufacturing a sensor
US11848350B2 (en) 2020-04-08 2023-12-19 Kla Corporation Back-illuminated sensor and a method of manufacturing a sensor using a silicon on insulator wafer

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3484302A (en) * 1966-01-18 1969-12-16 Fujitsu Ltd Method of growing semiconductor crystals
BE759667A (fr) * 1969-12-01 1971-06-01 Philips Nv Procede permettant la fabrication d'un dispositif semiconducteur, et dispositif semiconducteur obtenu par la mise en oeuvre de ce procede
US3909332A (en) * 1973-06-04 1975-09-30 Gen Electric Bonding process for dielectric isolation of single crystal semiconductor structures
GB2081155A (en) * 1980-07-31 1982-02-17 Gen Electric Improved Cladding Process and Product
JP2559700B2 (ja) * 1986-03-18 1996-12-04 富士通株式会社 半導体装置の製造方法
JPS6453763A (en) * 1987-08-22 1989-03-01 Komatsu Mfg Co Ltd Resistance diffusing junction method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100857224B1 (ko) * 2008-03-28 2008-09-05 주식회사 코디에스 레이저를 이용한 프로브카드 제조장치 및 방법
KR100857228B1 (ko) * 2008-03-28 2008-09-05 주식회사 코디에스 프로브카드 제조장치 및 방법

Also Published As

Publication number Publication date
NL8902271A (nl) 1991-04-02
JP2857802B2 (ja) 1999-02-17
US5054683A (en) 1991-10-08
DE69015291T2 (de) 1995-07-20
EP0417838B1 (en) 1994-12-21
DE69015291D1 (de) 1995-02-02
KR0185384B1 (ko) 1999-04-15
EP0417838A1 (en) 1991-03-20
JPH03105910A (ja) 1991-05-02

Similar Documents

Publication Publication Date Title
KR910007102A (ko) 두 보디의 결합 방법
BR9406678A (pt) Processo para produzir um composto matriz
TW329024B (en) Bonded wafer
PT94248A (pt) Composto estratificado com estruturas difractivas
DK0708804T3 (da) Adhæsionsfremgangsmåde
ATE228553T1 (de) Gummiartikel geeignet zur bindung an einem druckempfindlichen klebstoff sowie verfahren zu dessen herstellung
IT1144882B (it) Dispositivo a semiconduttore e procedimento per la sua fabbricazione
KR950028911A (ko) 내화성 판넬 및 이의 제조방법
KR920700915A (ko) 복합표면부재의 제조방법
BR8804090A (pt) Artigo estratificado flexivel e processo de preparacao de um artigo estratificado
ATE310134T1 (de) Natursteinplatte und verfahren zur herstellung
DE3363434D1 (en) Method of firmly and tensionless bonding together two construction items with different heat expansion coefficients
ATE236788T1 (de) Strukturierte trennfolie zwischen zwei laminierten oberflächen
ATE394799T1 (de) Verfahren zur herstellung eines flachen mehrschichtigen biegewandlers sowie entsprechender biegewandler
DK0839968T3 (da) Fremgangsmåde til fremstilling af en varmeisolerende struktur
BR0214468A (pt) Processo e dispositivo para a produção de uma ligação de camadas de material vedada a lìquidos e tira de vedação para isso
KR20080037039A (ko) 광통신용 유리 부재의 접합 방법
IT8423448A1 (it) Procedimento per la produzione di imbottiture ad elevato grado di isolamento termico, utilizzabili nel campo dell'abbigliamento e dell'arredamento
KR920005083A (ko) 홈이 있는 기판 제조공정, 다층 구조체 및 광학 저장 시스템
EP0390413A3 (en) Optical disc and method for making same
JPS62570A (ja) 防食性光硬化性接着剤組成物
GB577823A (en) Improvements in or relating to methods of bringing about adhesion between surfaces
EP0134421A3 (en) Bonding method for producing very thin bond lines
JPS62123075A (ja) 複層誘電体の製造方法
JPH07140335A (ja) 光ファイバー結合方法

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20021203

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee