KR900009212Y1 - 어드레스 제어장치 - Google Patents
어드레스 제어장치 Download PDFInfo
- Publication number
- KR900009212Y1 KR900009212Y1 KR2019850008323U KR850008323U KR900009212Y1 KR 900009212 Y1 KR900009212 Y1 KR 900009212Y1 KR 2019850008323 U KR2019850008323 U KR 2019850008323U KR 850008323 U KR850008323 U KR 850008323U KR 900009212 Y1 KR900009212 Y1 KR 900009212Y1
- Authority
- KR
- South Korea
- Prior art keywords
- address
- memory
- signal
- lines
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984142363U JPS6160352U (https=) | 1984-09-21 | 1984-09-21 | |
| JP59-142363 | 1984-09-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR860004022U KR860004022U (ko) | 1986-04-25 |
| KR900009212Y1 true KR900009212Y1 (ko) | 1990-10-06 |
Family
ID=30700685
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019850008323U Expired KR900009212Y1 (ko) | 1984-09-21 | 1985-07-05 | 어드레스 제어장치 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS6160352U (https=) |
| KR (1) | KR900009212Y1 (https=) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5210737B2 (https=) * | 1973-03-02 | 1977-03-25 | ||
| JPS58225458A (ja) * | 1982-06-25 | 1983-12-27 | Nec Corp | シングル・チツプ・マイクロコンピユ−タ |
| JPS59144966A (ja) * | 1983-02-08 | 1984-08-20 | Nec Corp | デ−タ処理装置 |
-
1984
- 1984-09-21 JP JP1984142363U patent/JPS6160352U/ja active Pending
-
1985
- 1985-07-05 KR KR2019850008323U patent/KR900009212Y1/ko not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6160352U (https=) | 1986-04-23 |
| KR860004022U (ko) | 1986-04-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4507730A (en) | Memory system with automatic memory configuration | |
| US4141067A (en) | Multiprocessor system with cache memory | |
| US5125081A (en) | Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage | |
| CA2050950C (en) | Memory controller for direct or interleave memory accessing | |
| US4158227A (en) | Paged memory mapping with elimination of recurrent decoding | |
| US4386402A (en) | Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack | |
| US5040153A (en) | Addressing multiple types of memory devices | |
| US4513369A (en) | Information processing system | |
| EP0509994B1 (en) | Centralized reference and change table for a multiprocessor virtual memory system | |
| US4764896A (en) | Microprocessor assisted memory to memory move apparatus | |
| US4916603A (en) | Distributed reference and change table for a virtual memory system | |
| KR900009212Y1 (ko) | 어드레스 제어장치 | |
| US4493030A (en) | Plural data processor groups controlling a telecommunications exchange | |
| US4628450A (en) | Data processing system having a local memory which does not use a directory device with distributed resident programs and a method therefor | |
| CN1004945B (zh) | 地址控制装置 | |
| GB2221066A (en) | Address translation for I/O controller | |
| JP3386457B2 (ja) | 半導体記憶装置 | |
| JP2687679B2 (ja) | プログラム開発装置 | |
| GB2099619A (en) | Data processing arrangements | |
| KR0165505B1 (ko) | 공유메모리를 사용한 통신장치 | |
| JPH05108477A (ja) | メモリアクセス方式 | |
| JPH024020B2 (https=) | ||
| JPH0261749A (ja) | データ転送装置 | |
| JPH04155454A (ja) | 情報処理装置 | |
| JPH01266651A (ja) | 半導体メモリ装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| UA0108 | Application for utility model registration |
Comment text: Application for Utility Model Registration Patent event code: UA01011R08D Patent event date: 19850705 |
|
| UA0201 | Request for examination |
Patent event date: 19850705 Patent event code: UA02012R01D Comment text: Request for Examination of Application |
|
| UG1501 | Laying open of application | ||
| E902 | Notification of reason for refusal | ||
| UE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event code: UE09021S01D Patent event date: 19891110 |
|
| UG1604 | Publication of application |
Patent event code: UG16041S01I Comment text: Decision on Publication of Application Patent event date: 19900907 |
|
| E701 | Decision to grant or registration of patent right | ||
| UE0701 | Decision of registration |
Patent event date: 19910107 Comment text: Decision to Grant Registration Patent event code: UE07011S01D |
|
| REGI | Registration of establishment | ||
| UR0701 | Registration of establishment |
Patent event date: 19910220 Patent event code: UR07011E01D Comment text: Registration of Establishment |
|
| UR1002 | Payment of registration fee |
Start annual number: 1 End annual number: 3 Payment date: 19910220 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| UC1903 | Unpaid annual fee |
Termination date: 19941008 Termination category: Default of registration fee |