KR830009649A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device Download PDF

Info

Publication number
KR830009649A
KR830009649A KR1019820001006A KR820001006A KR830009649A KR 830009649 A KR830009649 A KR 830009649A KR 1019820001006 A KR1019820001006 A KR 1019820001006A KR 820001006 A KR820001006 A KR 820001006A KR 830009649 A KR830009649 A KR 830009649A
Authority
KR
South Korea
Prior art keywords
integrated circuit
semiconductor
resin
circuit device
film
Prior art date
Application number
KR1019820001006A
Other languages
Korean (ko)
Inventor
도끼오 가또오
Original Assignee
미다 가쓰시게
가부시기가이샤 히다찌세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미다 가쓰시게, 가부시기가이샤 히다찌세이사꾸쇼 filed Critical 미다 가쓰시게
Publication of KR830009649A publication Critical patent/KR830009649A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

내용 없음No content

Description

반도체 집적회로장치Semiconductor integrated circuit device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본원 발명에 의한 반도체 집적회로 장치에 있어서의 반도체 칩의 일부 단면도.1 is a partial cross-sectional view of a semiconductor chip in a semiconductor integrated circuit device according to the present invention.

제2도는 제1도에 표시된 반도체 칩을 수지봉지해서 완성된 본원 발명에 의한 수지봉지형 반도체 집적회로 장치의 개략 단면도.FIG. 2 is a schematic cross-sectional view of the resin encapsulated semiconductor integrated circuit device according to the present invention, which is completed by resin encapsulating the semiconductor chip shown in FIG.

Claims (8)

반도체 기체의 일주면상에 형성된 폴리머인 제1의 막과, 그 제1의 막표면에 형성된 반도체 또는 다른 금속불순물을 함유하는 금속배선층으로 이루어진 반도체 장치.A semiconductor device comprising a first wiring film, which is a polymer formed on one surface of a semiconductor substrate, and a metal wiring layer containing a semiconductor or other metal impurities formed on the first film surface. 제1의 막은 폴리이미드계 수지로 이루어진 특허청구의 범위 1기재의 반도체장치.The semiconductor device according to claim 1, wherein the first film is made of a polyimide resin. 반도체 기체의 일주면상에 형성된 폴리머인 제1의 막과, 그 제1의 막표면에 형성된 반도체 또는 다른 금속 불순물을 함유하는 금속배선층으로 구성된 반도체 장치와, 그 반도체 장치를 봉지하는 수지체로 이루어진 수지봉지형 반도체 장치.A resin comprising a semiconductor device comprising a first film, which is a polymer formed on one surface of a semiconductor substrate, a metal wiring layer containing a semiconductor or other metal impurities formed on the first film surface thereof, and a resin body encapsulating the semiconductor device. Encapsulated semiconductor device. 반도체 기판의 주표면을 덮는 제1의 절연막상에 형성된 배선용의 제1의 도체층과, 그 위를 덮어서 퍼지는 제2의 절연막상에 형성된 배선용의 제2의 도체층을 가지며, 그 외측을 수지체에 의해 봉지해서 이루어진 수지봉지형 반도체 집적회로 장치에 있어서, 상기 제2의 절연막은 폴리이미드계수지인 동시에, 상기 제2의 도체층은 알루미늄을 주성분으로하여, 그것에 실리콘, 니켈 및 붕소중에서 선택된 최소한 1종의 재료가 첨가되어서 이루어진 합금층인 것을 특징으로 하는 수지봉지형 반도체 집적회로 장치.It has a 1st conductor layer for wiring formed on the 1st insulating film which covers the main surface of a semiconductor substrate, and the 2nd conductor layer for wiring formed on the 2nd insulating film which spreads over and spreads on the outer side, The outer side is a resin body. A resin-encapsulated semiconductor integrated circuit device which is encapsulated by means of the present invention, wherein the second insulating film is a polyimide resin and the second conductor layer contains aluminum as a main component and at least one selected from silicon, nickel and boron. A resin-encapsulated semiconductor integrated circuit device, characterized in that the alloy layer is formed by adding a seed material. 상기 수지체와 상기 제2의 도체층과의 사이에 제3의 절연막으로서 폴리이미드계 수지막을 갖는 것을 특징으로 하는 특허청구의 범위 4기재의 수지봉지형 반도체 집적회로 장치.A resin-encapsulated semiconductor integrated circuit device according to claim 4, wherein a polyimide resin film is provided as a third insulating film between the resin body and the second conductor layer. 상기 폴리이미드계수지는 4,4′-디아미노디페닐에에테르-3-카르본아미드, 4,4′-디아미노디페닐에에테르, 무수피로메티트산, 3,3′,4,4′ 벤조페논 테트라카르본산 2무수물로 이루어진 것을 특징으로 하는 특허청구의 범위 4 또는 5기재의 반도체 집적회로 장치.The polyimide resin is 4,4'-diaminodiphenylether-3-carbonamide, 4,4'-diaminodiphenyl ether, pyrometic acid anhydride, 3,3 ', 4,4' benzo A semiconductor integrated circuit device according to claim 4 or 5, characterized in that it consists of phenone tetracarboxylic dianhydride. 상기 제2의 도체층은 알루미늄과 실리콘으로 이루어진 합금층임을 특징으로 하는 특허청구의 범위4또는 5기재의 반도체 집적회로 장치.The semiconductor integrated circuit device according to claim 4 or 5, wherein the second conductor layer is an alloy layer made of aluminum and silicon. 상기 제2의 도체층에 포함되는 실리콘은 0.1~10중량%인 것을 특징으로 하는 특허청구의 범위7기재의 반도체 집적회로 장치.The silicon integrated circuit device according to claim 7, wherein the silicon contained in the second conductor layer is 0.1 to 10% by weight. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019820001006A 1981-03-20 1982-03-09 Semiconductor integrated circuit device KR830009649A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP56039425A JPS57154857A (en) 1981-03-20 1981-03-20 Semiconductor integrated circuit device
JP81-39425 1981-03-20

Publications (1)

Publication Number Publication Date
KR830009649A true KR830009649A (en) 1983-12-22

Family

ID=12552630

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019820001006A KR830009649A (en) 1981-03-20 1982-03-09 Semiconductor integrated circuit device

Country Status (6)

Country Link
JP (1) JPS57154857A (en)
KR (1) KR830009649A (en)
DE (1) DE3208650A1 (en)
FR (1) FR2502398B1 (en)
GB (1) GB2096826A (en)
IT (1) IT1195785B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260604A (en) * 1988-09-27 1993-11-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with improved immunity to contact and conductor defects
DE102009035550A1 (en) 2009-07-31 2011-02-03 Man Diesel & Turbo Se Gas turbine combustor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2018589A1 (en) * 1970-04-17 1971-10-28 Siemens Ag Aluminium metallising of silicon surfaces
US4001870A (en) * 1972-08-18 1977-01-04 Hitachi, Ltd. Isolating protective film for semiconductor devices and method for making the same
DE2638799C3 (en) * 1976-08-27 1981-12-03 Ibm Deutschland Gmbh, 7000 Stuttgart Process for improving the adhesion of metallic conductor tracks to polyimide layers in integrated circuits
JPS55150254A (en) * 1979-05-12 1980-11-22 Fujitsu Ltd Semiconductor device
EP0021818B1 (en) * 1979-06-21 1983-10-05 Fujitsu Limited Improved electronic device having multilayer wiring structure
US4433004A (en) * 1979-07-11 1984-02-21 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor device and a method for manufacturing the same

Also Published As

Publication number Publication date
FR2502398A1 (en) 1982-09-24
IT1195785B (en) 1988-10-27
FR2502398B1 (en) 1985-10-11
GB2096826A (en) 1982-10-20
DE3208650A1 (en) 1982-10-07
JPS57154857A (en) 1982-09-24
IT8220145A0 (en) 1982-03-12

Similar Documents

Publication Publication Date Title
JPS57113235A (en) Semiconductor device
KR840005921A (en) Electronic device
KR930009050A (en) Semiconductor integrated circuit device and manufacturing method thereof
KR880011910A (en) Resin Sealed Integrated Circuit Device
KR910007118A (en) Integrated device having an improved connection between the pin and the semiconductor chip and method of manufacturing the same
KR960705353A (en) Method of manufacturing a semiconductor device for surface mounting.and semiconductor device for surface mounting
KR870002642A (en) Formation of passivation film
JPS55128851A (en) Semiconductor memory device
KR830009649A (en) Semiconductor integrated circuit device
JPS52143785A (en) Semiconductor device
KR850002676A (en) Integrated Circuit Chip Package
JPS554917A (en) Resin-enclosed semi-conductor device
JPS55138241A (en) Sealing structure for semiconductor device
JPS5776869A (en) Semiconductor device
JPS6473650A (en) Semiconductor device
JPS56165345A (en) Semiconductor device
JPS6482656A (en) Sealing structure for hybrid integrated circuit
JPS5571051A (en) Semiconductor device
JPS5615052A (en) Semiconductor device with multilayer wiring
JPS5635470A (en) Semiconductor device
JPS5736859A (en) Integrated circuit device
JPS5268388A (en) Semiconductor integrated circuit
JPS57208162A (en) Semiconductor integrated circuit
KR920010863A (en) Semiconductor device
JPS54160186A (en) Semiconductor integrated circuit device