KR20250059432A - 기억 장치 및 기억 장치의 제작 방법 - Google Patents

기억 장치 및 기억 장치의 제작 방법 Download PDF

Info

Publication number
KR20250059432A
KR20250059432A KR1020257008763A KR20257008763A KR20250059432A KR 20250059432 A KR20250059432 A KR 20250059432A KR 1020257008763 A KR1020257008763 A KR 1020257008763A KR 20257008763 A KR20257008763 A KR 20257008763A KR 20250059432 A KR20250059432 A KR 20250059432A
Authority
KR
South Korea
Prior art keywords
conductor
insulator
oxide
addition
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020257008763A
Other languages
English (en)
Korean (ko)
Inventor
슌페이 야마자키
šœ페이 야마자키
타카노리 마츠자키
히토시 쿠니타케
후미토 이사카
Original Assignee
가부시키가이샤 한도오따이 에네루기 켄큐쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 한도오따이 에네루기 켄큐쇼 filed Critical 가부시키가이샤 한도오따이 에네루기 켄큐쇼
Publication of KR20250059432A publication Critical patent/KR20250059432A/ko
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/20—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the three-dimensional [3D] arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/033—Manufacture or treatment of data-storage electrodes comprising ferroelectric layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/689—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having ferroelectric layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Semiconductor Memories (AREA)
KR1020257008763A 2022-09-02 2023-08-28 기억 장치 및 기억 장치의 제작 방법 Pending KR20250059432A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022140328 2022-09-02
JPJP-P-2022-140328 2022-09-02
PCT/IB2023/058468 WO2024047500A1 (ja) 2022-09-02 2023-08-28 記憶装置、及び、記憶装置の作製方法

Publications (1)

Publication Number Publication Date
KR20250059432A true KR20250059432A (ko) 2025-05-02

Family

ID=90098871

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020257008763A Pending KR20250059432A (ko) 2022-09-02 2023-08-28 기억 장치 및 기억 장치의 제작 방법

Country Status (6)

Country Link
US (1) US20260052673A1 (https=)
JP (1) JPWO2024047500A1 (https=)
KR (1) KR20250059432A (https=)
CN (1) CN119769187A (https=)
TW (1) TW202418956A (https=)
WO (1) WO2024047500A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20260014984A (ko) * 2024-07-24 2026-02-02 삼성전자주식회사 강유전체 전계 효과 트랜지스터, 메모리 장치, 및 뉴럴 네트워크 장치

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011151383A (ja) 2009-12-25 2011-08-04 Semiconductor Energy Lab Co Ltd 半導体装置
JP2012257187A (ja) 2010-08-06 2012-12-27 Semiconductor Energy Lab Co Ltd 半導体集積回路
JP2013211537A (ja) 2012-02-29 2013-10-10 Semiconductor Energy Lab Co Ltd 半導体装置
WO2021053473A1 (ja) 2019-09-20 2021-03-25 株式会社半導体エネルギー研究所 半導体装置、および半導体装置の作製方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI685113B (zh) * 2015-02-11 2020-02-11 日商半導體能源研究所股份有限公司 半導體裝置及其製造方法
US11289475B2 (en) * 2019-01-25 2022-03-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of semiconductor device
JP2022049605A (ja) * 2020-09-16 2022-03-29 キオクシア株式会社 半導体装置及び半導体記憶装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011151383A (ja) 2009-12-25 2011-08-04 Semiconductor Energy Lab Co Ltd 半導体装置
JP2012257187A (ja) 2010-08-06 2012-12-27 Semiconductor Energy Lab Co Ltd 半導体集積回路
JP2013211537A (ja) 2012-02-29 2013-10-10 Semiconductor Energy Lab Co Ltd 半導体装置
WO2021053473A1 (ja) 2019-09-20 2021-03-25 株式会社半導体エネルギー研究所 半導体装置、および半導体装置の作製方法

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
M. Oota et al., "3D-Stacked CAAC-In-Ga-Zn Oxide FETs with Gate Length of 72nm", IEDM Tech. Dig., 2019, pp.50-53
S. Yamazaki et al., "Japanese Journal of Applied Physics", 2014, volume 53, Number 4S, pp.04ED18-1-04ED18-10
S. Yamazaki et al., "SID Symposium Digest of Technical Papers", 2012, volume 43, issue 1, pp.183-186

Also Published As

Publication number Publication date
US20260052673A1 (en) 2026-02-19
WO2024047500A1 (ja) 2024-03-07
JPWO2024047500A1 (https=) 2024-03-07
CN119769187A (zh) 2025-04-04
TW202418956A (zh) 2024-05-01

Similar Documents

Publication Publication Date Title
US20230110947A1 (en) Metal oxide, deposition method of metal oxide, and deposition apparatus for metal oxide
KR20240010695A (ko) 금속 산화물의 성막 방법
KR20240046038A (ko) 반도체 장치, 반도체 장치의 제작 방법, 및 전자 기기
WO2024052774A1 (ja) 半導体装置の作製方法
KR20230074757A (ko) 반도체 장치
KR20250090301A (ko) 반도체 장치 및 기억 장치
KR20250093510A (ko) 반도체 장치 및 기억 장치
KR20250116072A (ko) 반도체 장치
WO2024057166A1 (ja) 半導体装置
KR20250060217A (ko) 기억 장치
KR20250059432A (ko) 기억 장치 및 기억 장치의 제작 방법
KR20250053085A (ko) 기억 장치
KR20250022704A (ko) 반도체 장치, 기억 장치, 및 반도체 장치의 제작 방법
WO2024057165A1 (ja) 記憶装置
KR20260020398A (ko) 반도체 장치, 반도체 장치의 제작 방법, 및 전자 기기
KR20250007983A (ko) 산화물 반도체층, 반도체 장치, 및 반도체 장치의 제작 방법
KR20260059580A (ko) 반도체 장치
KR20260057631A (ko) 반도체 장치 및 반도체 장치의 제작 방법
KR20250107830A (ko) 반도체 장치 및 기억 장치
WO2025172811A1 (ja) 半導体装置
KR20250107184A (ko) 반도체 장치 및 반도체 장치의 제작 방법
KR20260009222A (ko) 반도체 장치 및 반도체 장치의 제작 방법
KR20250003743A (ko) 반도체 장치 및 기억 장치
KR20250154423A (ko) 반도체 장치 및 반도체 장치의 제작 방법
WO2025163448A1 (ja) 半導体装置

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20250317

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application