KR20240167880A - 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법 - Google Patents

절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법 Download PDF

Info

Publication number
KR20240167880A
KR20240167880A KR1020247035672A KR20247035672A KR20240167880A KR 20240167880 A KR20240167880 A KR 20240167880A KR 1020247035672 A KR1020247035672 A KR 1020247035672A KR 20247035672 A KR20247035672 A KR 20247035672A KR 20240167880 A KR20240167880 A KR 20240167880A
Authority
KR
South Korea
Prior art keywords
layer
substrate
piezoelectric
trapping
poi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020247035672A
Other languages
English (en)
Korean (ko)
Inventor
브리스 타벨
이사벨 베르트랑
크리스텔 베이티조우
Original Assignee
소이텍
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 소이텍 filed Critical 소이텍
Publication of KR20240167880A publication Critical patent/KR20240167880A/ko
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/704—Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings
    • H10N30/706—Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings characterised by the underlying bases, e.g. substrates
    • H10N30/708—Intermediate layers, e.g. barrier, adhesion or growth control buffer layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H01L21/762—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/03—Assembling devices that include piezoelectric or electrostrictive parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/01—Manufacture or treatment
    • H10N30/07—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
    • H10N30/072—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies
    • H10N30/073—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies by fusion of metals or by adhesives
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00—Piezoelectric or electrostrictive devices
    • H10N30/80—Constructional details
    • H10N30/85—Piezoelectric or electrostrictive active materials
    • H10N30/853—Ceramic compositions
    • H10N30/8542—Alkali metal based oxides, e.g. lithium, sodium or potassium niobates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00—Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
    • H03H9/02—Details
    • H03H9/02535—Details of surface acoustic wave devices
    • H03H9/02543—Characteristics of substrate, e.g. cutting angles
    • H03H9/02574—Characteristics of substrate, e.g. cutting angles of combined substrates, multilayered substrates, piezoelectrical layers on not-piezoelectrical substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
KR1020247035672A 2022-03-30 2023-03-30 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법 Pending KR20240167880A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FRFR2202897 2022-03-30
FR2202897A FR3134239B1 (fr) 2022-03-30 2022-03-30 Substrat piézoélectrique sur isolant (POI) et procédé de fabrication d’un substrat piézoélectrique sur isolant (POI)
PCT/EP2023/058244 WO2023187030A1 (fr) 2022-03-30 2023-03-30 Substrat piézoélectrique sur isolant (poi) et procédé de fabrication d'un substrat piézoélectrique sur isolant (poi)

Publications (1)

Publication Number Publication Date
KR20240167880A true KR20240167880A (ko) 2024-11-28

Family

ID=82319873

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020247035672A Pending KR20240167880A (ko) 2022-03-30 2023-03-30 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법

Country Status (8)

Country Link
US (1) US20250255187A1 (https=)
EP (1) EP4500582A1 (https=)
JP (1) JP2025511029A (https=)
KR (1) KR20240167880A (https=)
CN (1) CN118974909A (https=)
FR (1) FR3134239B1 (https=)
TW (1) TW202404135A (https=)
WO (1) WO2023187030A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117460388B (zh) * 2023-12-25 2024-07-23 天通瑞宏科技有限公司 一种复合衬底及其制备方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3048306B1 (fr) * 2016-02-26 2018-03-16 Soitec Support pour une structure semi-conductrice
US12525483B2 (en) * 2020-07-28 2026-01-13 Soitec Method for transferring a thin layer onto a support substrate provided with a charge-trapping layer

Also Published As

Publication number Publication date
CN118974909A (zh) 2024-11-15
JP2025511029A (ja) 2025-04-15
WO2023187030A1 (fr) 2023-10-05
EP4500582A1 (fr) 2025-02-05
FR3134239A1 (fr) 2023-10-06
US20250255187A1 (en) 2025-08-07
FR3134239B1 (fr) 2025-02-14
TW202404135A (zh) 2024-01-16

Similar Documents

Publication Publication Date Title
KR102535458B1 (ko) 라디오주파수 어플리케이션들을 위한 구조물 및 이러한 구조물의 제조 방법
KR101379409B1 (ko) 전기 손실들이 감소된 반도체 온 절연체 타입 구조의 제조 공정 및 대응 구조
WO2001097282B1 (fr) Procede de fabrication de substrats et substrats obtenus par ce procede
JP7542053B2 (ja) 多結晶炭化ケイ素で作られたキャリア基板上に単結晶炭化ケイ素の薄層を含む複合構造を製造するためのプロセス
KR20080068870A (ko) 기판에 결합된 게르마늄층의 처리
KR20240167880A (ko) 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법
TW202318662A (zh) 應用多晶碳化矽中間層將單晶碳化矽層移轉到多晶碳化矽載體底材上之方法
WO2005006362A2 (en) Methods for the control of flatness and electron mobility of diamond coated silicon and structures formed thereby
US20080176381A1 (en) Surface roughening process
KR20100014253A (ko) 화합물 물질 웨이퍼 및 상응하는 화합물 물질 웨이퍼의 제조방법
US20050130393A1 (en) Method for improving the quality of heterostructure
EP3898503A1 (fr) Procede de fabrication d'un dispositif comprenant une membrane surplombant une cavite
KR20240135830A (ko) 압전층 전사를 위한 도너 기판의 제조 공정 및 압전층을 지지 기판 상으로 전사하는 공정
KR20240169041A (ko) 절연체상 압전(poi) 기판 및 절연체상 압전(poi) 기판 생성 방법
RU2645895C2 (ru) Способ изготовления композитной структуры
WO2022079374A1 (fr) Procede de transfert d'une membrane
KR20250099334A (ko) 절연체 상 압전(poi) 기판, 및 절연체 상 압전(poi) 기판의 제조 방법
KR20250099132A (ko) 절연체 상 압전(poi) 기판, 및 절연체 상 압전(poi) 기판의 제조 방법
KR20250093606A (ko) 절연체 상 압전(poi) 기판, 및 절연체 상 압전(poi) 기판의 제조 방법
KR20260010414A (ko) 복수의 다결정 실리콘 카바이드 기판을 제조하기 위한 방법
KR20240067134A (ko) 다결정 SiC로 이루어진 캐리어 기판 상에 단결정 SiC로 이루어진 박층을 포함하는 복합 구조체를 제조하는 방법
KR100248208B1 (ko) 레이저 다이오드의 거울면 코팅 방법

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000