TW202404135A - 壓電絕緣體(poi)基板及製造壓電絕緣體基板之方法 - Google Patents
壓電絕緣體(poi)基板及製造壓電絕緣體基板之方法 Download PDFInfo
- Publication number
- TW202404135A TW202404135A TW112112150A TW112112150A TW202404135A TW 202404135 A TW202404135 A TW 202404135A TW 112112150 A TW112112150 A TW 112112150A TW 112112150 A TW112112150 A TW 112112150A TW 202404135 A TW202404135 A TW 202404135A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- substrate
- piezoelectric
- trapping
- poi
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/704—Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings
- H10N30/706—Piezoelectric or electrostrictive devices based on piezoelectric or electrostrictive films or coatings characterised by the underlying bases, e.g. substrates
- H10N30/708—Intermediate layers, e.g. barrier, adhesion or growth control buffer layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/01—Manufacture or treatment
- H10N30/03—Assembling devices that include piezoelectric or electrostrictive parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/01—Manufacture or treatment
- H10N30/07—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base
- H10N30/072—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies
- H10N30/073—Forming of piezoelectric or electrostrictive parts or bodies on an electrical element or another base by laminating or bonding of piezoelectric or electrostrictive bodies by fusion of metals or by adhesives
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N30/00—Piezoelectric or electrostrictive devices
- H10N30/80—Constructional details
- H10N30/85—Piezoelectric or electrostrictive active materials
- H10N30/853—Ceramic compositions
- H10N30/8542—Alkali metal based oxides, e.g. lithium, sodium or potassium niobates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic elements; Electromechanical resonators
- H03H9/02—Details
- H03H9/02535—Details of surface acoustic wave devices
- H03H9/02543—Characteristics of substrate, e.g. cutting angles
- H03H9/02574—Characteristics of substrate, e.g. cutting angles of combined substrates, multilayered substrates, piezoelectrical layers on not-piezoelectrical substrate
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR2202897 | 2022-03-30 | ||
| FR2202897A FR3134239B1 (fr) | 2022-03-30 | 2022-03-30 | Substrat piézoélectrique sur isolant (POI) et procédé de fabrication d’un substrat piézoélectrique sur isolant (POI) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202404135A true TW202404135A (zh) | 2024-01-16 |
Family
ID=82319873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112112150A TW202404135A (zh) | 2022-03-30 | 2023-03-30 | 壓電絕緣體(poi)基板及製造壓電絕緣體基板之方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US20250255187A1 (https=) |
| EP (1) | EP4500582A1 (https=) |
| JP (1) | JP2025511029A (https=) |
| KR (1) | KR20240167880A (https=) |
| CN (1) | CN118974909A (https=) |
| FR (1) | FR3134239B1 (https=) |
| TW (1) | TW202404135A (https=) |
| WO (1) | WO2023187030A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117460388B (zh) * | 2023-12-25 | 2024-07-23 | 天通瑞宏科技有限公司 | 一种复合衬底及其制备方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR3048306B1 (fr) * | 2016-02-26 | 2018-03-16 | Soitec | Support pour une structure semi-conductrice |
| US12525483B2 (en) * | 2020-07-28 | 2026-01-13 | Soitec | Method for transferring a thin layer onto a support substrate provided with a charge-trapping layer |
-
2022
- 2022-03-30 FR FR2202897A patent/FR3134239B1/fr active Active
-
2023
- 2023-03-30 EP EP23715149.3A patent/EP4500582A1/fr active Pending
- 2023-03-30 KR KR1020247035672A patent/KR20240167880A/ko active Pending
- 2023-03-30 TW TW112112150A patent/TW202404135A/zh unknown
- 2023-03-30 US US18/852,822 patent/US20250255187A1/en active Pending
- 2023-03-30 CN CN202380031788.XA patent/CN118974909A/zh active Pending
- 2023-03-30 WO PCT/EP2023/058244 patent/WO2023187030A1/fr not_active Ceased
- 2023-03-30 JP JP2024557646A patent/JP2025511029A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CN118974909A (zh) | 2024-11-15 |
| JP2025511029A (ja) | 2025-04-15 |
| WO2023187030A1 (fr) | 2023-10-05 |
| EP4500582A1 (fr) | 2025-02-05 |
| FR3134239A1 (fr) | 2023-10-06 |
| US20250255187A1 (en) | 2025-08-07 |
| FR3134239B1 (fr) | 2025-02-14 |
| KR20240167880A (ko) | 2024-11-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101379409B1 (ko) | 전기 손실들이 감소된 반도체 온 절연체 타입 구조의 제조 공정 및 대응 구조 | |
| KR102535458B1 (ko) | 라디오주파수 어플리케이션들을 위한 구조물 및 이러한 구조물의 제조 방법 | |
| JP7515657B2 (ja) | 複合基板およびその製造方法 | |
| JPH10189474A (ja) | お互いに接触している1つの構造体を構成する少なくとも2つの構成材料をイオン注入により分離するためのプロセス | |
| WO2007024549A2 (en) | Semiconductor on glass insulator with deposited barrier layer | |
| TW202404135A (zh) | 壓電絕緣體(poi)基板及製造壓電絕緣體基板之方法 | |
| EP3898503A1 (fr) | Procede de fabrication d'un dispositif comprenant une membrane surplombant une cavite | |
| JP7752128B2 (ja) | 高周波デバイスのための、圧電層を転写するのに使用できる圧電構造体を製造するための方法、及びそのような圧電層を転写するための方法 | |
| JP7766685B2 (ja) | 膜を移転するための方法 | |
| KR20240169017A (ko) | 복합 기판 형성 방법 | |
| CN118525353A (zh) | 制造用于转移压电层的供体基板的方法和将压电层转移至支承基板的方法 | |
| TW202404134A (zh) | 壓電絕緣體(poi)基板及製造壓電絕緣體基板之方法 | |
| JP7791281B2 (ja) | 複合基板 | |
| KR20250099132A (ko) | 절연체 상 압전(poi) 기판, 및 절연체 상 압전(poi) 기판의 제조 방법 | |
| KR20250099334A (ko) | 절연체 상 압전(poi) 기판, 및 절연체 상 압전(poi) 기판의 제조 방법 | |
| KR20250093606A (ko) | 절연체 상 압전(poi) 기판, 및 절연체 상 압전(poi) 기판의 제조 방법 | |
| CN121057847A (zh) | 制造多个多晶碳化硅衬底的方法 |