KR20100138943A - 동적 데이터 래치 요건을 갖는 캐시 동작의 적응형 알고리즘 - Google Patents

동적 데이터 래치 요건을 갖는 캐시 동작의 적응형 알고리즘 Download PDF

Info

Publication number
KR20100138943A
KR20100138943A KR1020107020949A KR20107020949A KR20100138943A KR 20100138943 A KR20100138943 A KR 20100138943A KR 1020107020949 A KR1020107020949 A KR 1020107020949A KR 20107020949 A KR20107020949 A KR 20107020949A KR 20100138943 A KR20100138943 A KR 20100138943A
Authority
KR
South Korea
Prior art keywords
data
latch
memory
read
latches
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020107020949A
Other languages
English (en)
Korean (ko)
Inventor
얀 리
앤 파오-링 코흐
Original Assignee
쌘디스크 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 쌘디스크 코포레이션 filed Critical 쌘디스크 코포레이션
Publication of KR20100138943A publication Critical patent/KR20100138943A/ko
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/202—Non-volatile memory
    • G06F2212/2022—Flash memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2245—Memory devices with an internal cache buffer
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/562—Multilevel memory programming aspects
    • G11C2211/5623—Concurrent multilevel programming and reading
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5642—Multilevel memory with buffers, latches, registers at input or output
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5643—Multilevel memory comprising cache storage devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020107020949A 2008-03-19 2009-02-19 동적 데이터 래치 요건을 갖는 캐시 동작의 적응형 알고리즘 Ceased KR20100138943A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/051,462 US7961512B2 (en) 2008-03-19 2008-03-19 Adaptive algorithm in cache operation with dynamic data latch requirements
US12/051,462 2008-03-19

Publications (1)

Publication Number Publication Date
KR20100138943A true KR20100138943A (ko) 2010-12-31

Family

ID=40547403

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020107020949A Ceased KR20100138943A (ko) 2008-03-19 2009-02-19 동적 데이터 래치 요건을 갖는 캐시 동작의 적응형 알고리즘

Country Status (6)

Country Link
US (1) US7961512B2 (enExample)
JP (1) JP2011515786A (enExample)
KR (1) KR20100138943A (enExample)
CN (1) CN102037519A (enExample)
TW (1) TWI382310B (enExample)
WO (1) WO2009117204A1 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8130544B2 (en) * 2009-08-17 2012-03-06 Skymedi Corporation Method of reducing bit error rate for a flash memory
US8472280B2 (en) 2010-12-21 2013-06-25 Sandisk Technologies Inc. Alternate page by page programming scheme
US8432740B2 (en) 2011-07-21 2013-04-30 Sandisk Technologies Inc. Program algorithm with staircase waveform decomposed into multiple passes
US8750045B2 (en) 2012-07-27 2014-06-10 Sandisk Technologies Inc. Experience count dependent program algorithm for flash memory
US9934872B2 (en) 2014-10-30 2018-04-03 Sandisk Technologies Llc Erase stress and delta erase loop count methods for various fail modes in non-volatile memory
CN105718452A (zh) * 2014-12-01 2016-06-29 金蝶软件（中国）有限公司 数据查询方法和系统
US9224502B1 (en) 2015-01-14 2015-12-29 Sandisk Technologies Inc. Techniques for detection and treating memory hole to local interconnect marginality defects
US9564219B2 (en) 2015-04-08 2017-02-07 Sandisk Technologies Llc Current based detection and recording of memory hole-interconnect spacing defects
US9269446B1 (en) 2015-04-08 2016-02-23 Sandisk Technologies Inc. Methods to improve programming of slow cells
US9996280B2 (en) 2016-03-15 2018-06-12 Sandisk Technologies Llc Data register copying for non-volatile storage array operations
US9666307B1 (en) * 2016-09-14 2017-05-30 Micron Technology, Inc. Apparatuses and methods for flexible fuse transmission
JP2018156698A (ja) 2017-03-15 2018-10-04 東芝メモリ株式会社 メモリシステム
US10620879B2 (en) * 2017-05-17 2020-04-14 Macronix International Co., Ltd. Write-while-read access method for a memory device

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6138206A (en) * 1997-06-12 2000-10-24 International Business Machines Corporation Data register for multicycle data cache read
JP3983969B2 (ja) 2000-03-08 2007-09-26 株式会社東芝 不揮発性半導体記憶装置
KR100454119B1 (ko) * 2001-10-24 2004-10-26 삼성전자주식회사 캐쉬 기능을 갖는 불 휘발성 반도체 메모리 장치 및 그것의 프로그램, 읽기, 그리고 페이지 카피백 방법들
US6687158B2 (en) * 2001-12-21 2004-02-03 Fujitsu Limited Gapless programming for a NAND type flash memory
US6871257B2 (en) * 2002-02-22 2005-03-22 Sandisk Corporation Pipelined parallel programming operation in a non-volatile memory system
EP1610343B1 (en) * 2004-06-24 2007-12-19 STMicroelectronics S.r.l. An improved page buffer for a programmable memory device
US7242620B2 (en) * 2004-10-05 2007-07-10 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and an operation method thereof
US7206230B2 (en) 2005-04-01 2007-04-17 Sandisk Corporation Use of data latches in cache operations of non-volatile memories
US7447078B2 (en) 2005-04-01 2008-11-04 Sandisk Corporation Method for non-volatile memory with background data latch caching during read operations
US7463521B2 (en) 2005-04-01 2008-12-09 Sandisk Corporation Method for non-volatile memory with managed execution of cached data
US7336543B2 (en) * 2006-02-21 2008-02-26 Elite Semiconductor Memory Technology Inc. Non-volatile memory device with page buffer having dual registers and methods using the same
JP4896569B2 (ja) * 2006-04-10 2012-03-14 株式会社東芝 半導体集積回路装置及びそのダイナミックラッチのリフレッシュ方法
WO2007131062A2 (en) 2006-05-05 2007-11-15 Sandisk Corporation Non-volatile memory with background data latch caching during read operations and methods therefor

Also Published As

Publication number Publication date
US20090237998A1 (en) 2009-09-24
CN102037519A (zh) 2011-04-27
JP2011515786A (ja) 2011-05-19
WO2009117204A1 (en) 2009-09-24
TWI382310B (zh) 2013-01-11
TW200945032A (en) 2009-11-01
US7961512B2 (en) 2011-06-14

Similar Documents

Publication Publication Date Title
US7961512B2 (en) Adaptive algorithm in cache operation with dynamic data latch requirements
US8725952B2 (en) Memory controller for suppressing read disturb when data is repeatedly read out
KR100878479B1 (ko) 데이터 정보에 따라 프로그램 방식을 결정하는 메모리시스템
US8498160B2 (en) Nonvolatile memory device and related programming method using selective bit line precharging
KR102005888B1 (ko) 불휘발성 메모리 장치 및 그것의 읽기 방법
US20090237999A1 (en) Different Combinations of Wordline Order and Look-Ahead Read to Improve Non-Volatile Memory Performance
US10860251B2 (en) Semiconductor memory device
US9564228B2 (en) Semiconductor memory device and memory system
US11442656B2 (en) Interruption of program operations at a memory sub-system
US8243519B2 (en) Writing method of a nonvolatile memory device
US11922029B2 (en) Modified read counter incrementing scheme in a memory sub-system
US11978514B2 (en) Erase cycle healing using a high voltage pulse
KR101518039B1 (ko) 불휘발성 메모리 장치 및 그것의 프로그램 방법
US20250342891A1 (en) Low stress refresh erase in a memory device
US11462281B1 (en) Intervallic dynamic start voltage and program verify sampling in a memory sub-system
KR100703806B1 (ko) 비휘발성 메모리, 이를 위한 데이터 유효성을 판단하는장치 및 방법
CN114613414A (zh) 管理与存储器子系统的存储器单元相关联的编程收敛
JP2023089641A (ja) メモリシステムおよび半導体記憶装置
CN112835816A (zh) 基于行状态预测的读取命令
CN113643745A (zh) 存储器子系统中的存储器裸片的峰值电流的管理
US20250251863A1 (en) Storage device, storage system including the same, and method of operating the same
US20250004789A1 (en) Resuming suspended program operations in a memory device
US8194448B2 (en) Technique to reduce FG-FG interference in multi bit NAND flash memory in case of adjacent pages not fully programmed

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20100917

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 20130917

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20140213

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20140213

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20140331

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20140627

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20140331

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I