KR20090015430A - 패드 재배열을 이용한 반도체 발광 다이오드 및 그의제조방법 - Google Patents
패드 재배열을 이용한 반도체 발광 다이오드 및 그의제조방법 Download PDFInfo
- Publication number
- KR20090015430A KR20090015430A KR1020070079741A KR20070079741A KR20090015430A KR 20090015430 A KR20090015430 A KR 20090015430A KR 1020070079741 A KR1020070079741 A KR 1020070079741A KR 20070079741 A KR20070079741 A KR 20070079741A KR 20090015430 A KR20090015430 A KR 20090015430A
- Authority
- KR
- South Korea
- Prior art keywords
- electrode
- light emitting
- pad
- layer
- emitting diode
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 238000000034 method Methods 0.000 title claims description 14
- 239000002184 metal Substances 0.000 title abstract description 5
- 239000010410 layer Substances 0.000 claims abstract description 78
- 239000004065 semiconductor Substances 0.000 claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 238000005530 etching Methods 0.000 claims abstract description 16
- 239000011241 protective layer Substances 0.000 claims abstract description 15
- 238000002161 passivation Methods 0.000 claims abstract description 8
- 230000001681 protective effect Effects 0.000 claims abstract description 4
- 230000008707 rearrangement Effects 0.000 claims description 15
- 239000000463 material Substances 0.000 claims description 5
- 239000012528 membrane Substances 0.000 claims description 4
- 230000008021 deposition Effects 0.000 claims description 3
- 238000007747 plating Methods 0.000 claims description 3
- 230000003287 optical effect Effects 0.000 abstract 1
- 230000008569 process Effects 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000031700 light absorption Effects 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 150000004767 nitrides Chemical group 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/38—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
- H01L33/385—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending at least partially onto a side surface of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02375—Top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/06102—Disposition the bonding areas being at different heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1701—Structure
- H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49107—Connecting at different heights on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0016—Processes relating to electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
- H01L33/46—Reflective coating, e.g. dielectric Bragg reflector
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
Description
Claims (11)
- 기판에 적층 된 제 1, 2반도체층에 메사 식각이 실행되는 제 1단계;상기 메사 식각이 이루어진 상부면 및 측면에 반사층(Reflectot)이 형성되는 제 2단계;상기 제 1반도체층에 하나 이상의 제 1전극이 컨택(contact)되고, 상기 반사층의 상부에 하나 이상의 제 2전극이 컨택(contact)되는 제 3단계;상기 컨택 된 제 1, 2전극을 제외한 부분에 제 1보호층(Passivation)이 형성되는 제 4단계; 및상기 하나 이상의 제 1전극이 제 1전극 라인을 통해 하나의 제 1본딩 패드로 연결되고, 상기 하나 이상의 제 2전극이 제 2전극 라인을 통해 제 2본딩 패드로 연결되는 5단계를 포함하는 패드 재배열을 이용한 반도체 발광 다이오드 제조방법.
- 제 1 항에 있어서,상기 제 1보호층은 동일하거나 다른 재질로 형성된 2중의 보호막으로 형성되는 것을 특징으로 하는 패드 재배열을 이용한 반도체 발광 다이오드 제조방법.
- 제 1 항에 있어서,상기 5단계에서 상기 제 1,2본딩 패드를 제외한 부분에 제 2보호층이 형성되는 6단계를 더 포함하는 것을 특징으로 하는 패드 재배열을 이용한 반도체 발광 다 이오드 제조방법.
- 제 3 항에 있어서,상기 6단계 이후 상기 1단계에서 형성된 기판을 제거하여 멤브레인(membrane) 형태가 드러나는 단계를 더 추가하는 것을 특징으로 하는 패드 재배열을 이용한 반도체 발광 다이오드 제조방법.
- 제 1 항에 있어서,상기 제 1,2본딩 패드는 이빔 증착 또는 도금에 의해 형성되는 것을 특징으로 하는 패드 재배열을 이용한 반도체 발광 다이오드 제조방법.
- 제 1 항에 있어서,상기 5단계 이후 상기 1단계에서 형성된 기판을 제거하여 멤브레인(membrane) 형태가 드러나는 단계를 더 추가하는 것을 특징으로 하는 패드 재배열을 이용한 반도체 발광 다이오드 제조방법.
- 기판의 일면에 적층된 반도체층의 면에 규칙적 또는 비규칙적으로 홀이 형성되고, 상기 홀에 전극을 형성하여 반도체층과 직접 컨택되도록 하며, 하나 이상의 전극이 전극 라인을 통해 하나의 본딩 패드와 연결되는 패드 재배열을 이용한 발광 다이오드의 제조방법.
- 기판의 일면에 적층된 반도체층이 메사 식각되고, 상기 식각이 이루어진 상부면 및 측면에 형성되는 반사층(Reflectot);상기 메사 식각이 이루어진 저면의 제 1반도체층과 직접 컨택되는 제 1전극;상기 반사층의 하면의 제 2반도체층과 직접 컨택되며, 규칙적 또는 비규칙적으로 텍스쳐링(texturing)되는 제 2전극;상기 반사층의 상부에 형성되며, 상기 제 1전극과 상기 제 2전극을 각각 연결하는 제 1,2 전극 라인; 및상기 제 1전극 또는 제 2전극의 전극 라인을 각각 통합하는 제 1,2 본딩 패드를 포함하는 패드 재배열을 이용한 발광 다이오드.
- 제 8 항에 있어서,상기 제 1전극, 상기 제 1전극 라인 및 상기 제 1본딩 패드는 동일한 극성을 나타내는 것을 특징으로 하는 패드 재배열을 이용한 발광 다이오드.
- 제 8 항에 있어서,상기 제 2전극, 상기 제 2전극 라인 및 상기 제 2본딩 패드는 동일한 극성을 나타내는 것을 특징으로 하는 패드 재배열을 이용한 발광 다이오드.
- 제 9 항 내지 제 10 항에 있어서,상기 제 1전극과 상기 제 2전극은 상이한 극성을 나타내는 것을 특징으로 하는 패드 재배열을 이용한 발광 다이오드.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070079741A KR100941766B1 (ko) | 2007-08-08 | 2007-08-08 | 패드 재배열을 이용한 반도체 발광 다이오드 및 그의제조방법 |
PCT/KR2008/004607 WO2009020365A2 (en) | 2007-08-08 | 2008-08-07 | Light emitting diode with metal piles and multi-passivation layers and its manufacturing method |
US12/672,404 US8847267B2 (en) | 2007-08-08 | 2008-08-07 | Light emitting diode with metal piles and multi-passivation layers and its manufacturing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070079741A KR100941766B1 (ko) | 2007-08-08 | 2007-08-08 | 패드 재배열을 이용한 반도체 발광 다이오드 및 그의제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20090015430A true KR20090015430A (ko) | 2009-02-12 |
KR100941766B1 KR100941766B1 (ko) | 2010-02-11 |
Family
ID=40341914
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070079741A KR100941766B1 (ko) | 2007-08-08 | 2007-08-08 | 패드 재배열을 이용한 반도체 발광 다이오드 및 그의제조방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8847267B2 (ko) |
KR (1) | KR100941766B1 (ko) |
WO (1) | WO2009020365A2 (ko) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7989824B2 (en) * | 2009-06-03 | 2011-08-02 | Koninklijke Philips Electronics N.V. | Method of forming a dielectric layer on a semiconductor light emitting device |
KR101080853B1 (ko) * | 2009-07-23 | 2011-11-08 | 한국광기술원 | 발광소자 모듈 및 그 제조방법 |
KR101654340B1 (ko) * | 2009-12-28 | 2016-09-06 | 서울바이오시스 주식회사 | 발광 다이오드 |
WO2011083923A2 (en) * | 2010-01-07 | 2011-07-14 | Seoul Opto Device Co., Ltd. | Light emitting diode having electrode pads |
CN102237473B (zh) * | 2010-05-07 | 2015-03-11 | 展晶科技(深圳)有限公司 | 发光二极管及其制造方法 |
KR101252032B1 (ko) | 2010-07-08 | 2013-04-10 | 삼성전자주식회사 | 반도체 발광소자 및 이의 제조방법 |
CN103222073B (zh) * | 2010-08-03 | 2017-03-29 | 财团法人工业技术研究院 | 发光二极管芯片、发光二极管封装结构、及用以形成上述的方法 |
US9178107B2 (en) * | 2010-08-03 | 2015-11-03 | Industrial Technology Research Institute | Wafer-level light emitting diode structure, light emitting diode chip, and method for forming the same |
KR101790047B1 (ko) | 2011-02-01 | 2017-11-20 | 엘지이노텍 주식회사 | 발광소자 |
KR101766298B1 (ko) * | 2011-03-30 | 2017-08-08 | 삼성전자 주식회사 | 발광소자 및 그 제조방법 |
KR101969334B1 (ko) | 2011-11-16 | 2019-04-17 | 엘지이노텍 주식회사 | 발광 소자 및 이를 구비한 발광 장치 |
KR101895297B1 (ko) * | 2011-12-12 | 2018-09-05 | 엘지이노텍 주식회사 | 발광 소자 및 이를 구비한 발광 장치 |
TWI606618B (zh) * | 2012-01-03 | 2017-11-21 | Lg伊諾特股份有限公司 | 發光裝置 |
JP6265799B2 (ja) * | 2014-03-14 | 2018-01-24 | スタンレー電気株式会社 | 半導体発光装置 |
CN104576867B (zh) * | 2015-01-20 | 2017-08-29 | 湘能华磊光电股份有限公司 | 一种 iii 族半导体发光器件的制作方法 |
DE102015214228A1 (de) * | 2015-07-28 | 2017-02-02 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Bauelements und ein Bauelement |
CN106531859B (zh) * | 2016-12-16 | 2018-12-14 | 上海芯元基半导体科技有限公司 | 免封装高亮度led芯片结构及其制作方法 |
CN110323211A (zh) * | 2018-03-28 | 2019-10-11 | 华立捷科技股份有限公司 | 发光芯片封装结构及封装方法 |
GB201817483D0 (en) | 2018-10-26 | 2018-12-12 | Barco Nv | Led package |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6486499B1 (en) * | 1999-12-22 | 2002-11-26 | Lumileds Lighting U.S., Llc | III-nitride light-emitting device with increased light generating capability |
KR20030073054A (ko) * | 2002-03-08 | 2003-09-19 | 에피밸리 주식회사 | 반도체 엘이디 소자 및 그 제조 방법 |
US20070126016A1 (en) * | 2005-05-12 | 2007-06-07 | Epistar Corporation | Light emitting device and manufacture method thereof |
WO2005050748A1 (ja) * | 2003-11-19 | 2005-06-02 | Nichia Corporation | 半導体素子及びその製造方法 |
US7179670B2 (en) * | 2004-03-05 | 2007-02-20 | Gelcore, Llc | Flip-chip light emitting diode device without sub-mount |
JP4116587B2 (ja) | 2004-04-13 | 2008-07-09 | 浜松ホトニクス株式会社 | 半導体発光素子及びその製造方法 |
JP2006147629A (ja) | 2004-11-16 | 2006-06-08 | Matsushita Electric Works Ltd | 半導体装置およびその評価方法 |
US20070170596A1 (en) * | 2006-01-26 | 2007-07-26 | Way-Jze Wen | Flip-chip light emitting diode with high light-emitting efficiency |
EP2041802B1 (en) * | 2006-06-23 | 2013-11-13 | LG Electronics Inc. | Light emitting diode having vertical topology and method of making the same |
KR100878326B1 (ko) * | 2007-07-03 | 2009-01-14 | 한국광기술원 | 칩스케일 패키징 발광소자 및 그의 제조방법 |
-
2007
- 2007-08-08 KR KR1020070079741A patent/KR100941766B1/ko active IP Right Grant
-
2008
- 2008-08-07 US US12/672,404 patent/US8847267B2/en active Active
- 2008-08-07 WO PCT/KR2008/004607 patent/WO2009020365A2/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2009020365A3 (en) | 2009-04-09 |
US8847267B2 (en) | 2014-09-30 |
KR100941766B1 (ko) | 2010-02-11 |
US20110198635A1 (en) | 2011-08-18 |
WO2009020365A2 (en) | 2009-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100941766B1 (ko) | 패드 재배열을 이용한 반도체 발광 다이오드 및 그의제조방법 | |
US10707378B2 (en) | Semiconductor light-emitting device | |
US7067340B1 (en) | Flip-chip light emitting diode and fabricating method thereof | |
US9356213B2 (en) | Manufacturing method of a light-emitting device having a patterned substrate | |
US7829911B2 (en) | Light emitting diode | |
JP6023660B2 (ja) | 半導体発光素子及び半導体発光装置 | |
US8835938B2 (en) | Nitride semiconductor light-emitting element and method of manufacturing the same | |
TW201442305A (zh) | 發光元件及其製造方法 | |
US8637884B2 (en) | Light emitting device, method of manufacturing the same, light emitting apparatus, and lighting system | |
US20210226089A1 (en) | Light emitting device and production method thereof | |
JP2009059969A (ja) | 半導体発光素子、発光装置、照明装置、表示装置及び半導体発光素子の製造方法 | |
JP2022516669A (ja) | 垂直構造の青光発光ダイオード及びその製造方法 | |
KR102413447B1 (ko) | 발광소자 | |
US20190355888A1 (en) | Light emitting chip and associated package structure | |
KR101246733B1 (ko) | 분할된 전극구조를 갖는 발광다이오드 | |
KR20100137524A (ko) | 발광 다이오드 구조, 램프 장치 및 발광 다이오드 구조를 형성하는 방법 | |
TW201742240A (zh) | 顯示裝置及其製造方法 | |
KR100642522B1 (ko) | 패터닝된 투명기판을 채택하는 발광 다이오드 및 그것을제조하는 방법 | |
KR20160054333A (ko) | 발광 소자 및 발광 소자 패키지 | |
US20210111310A1 (en) | Light emitting chip and associated package structure | |
US20050274971A1 (en) | Light emitting diode and method of making the same | |
TWI721340B (zh) | 發光二極體及其製作方法 | |
JP2012054423A (ja) | 発光ダイオード | |
KR101063907B1 (ko) | 발광 소자 | |
US20200176642A1 (en) | Light emitting diode and method of making same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
J201 | Request for trial against refusal decision | ||
AMND | Amendment | ||
E902 | Notification of reason for refusal | ||
B701 | Decision to grant | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130228 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20140228 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20150120 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20160125 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20180125 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20190122 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20200129 Year of fee payment: 11 |