KR20060002953A - 복조 신호의 ｄｃ 오프셋 전압 수정 방법 및 수신기 - Google Patents

복조 신호의 ｄｃ 오프셋 전압 수정 방법 및 수신기 Download PDF

Info

Publication number
KR20060002953A
KR20060002953A KR1020057019079A KR20057019079A KR20060002953A KR 20060002953 A KR20060002953 A KR 20060002953A KR 1020057019079 A KR1020057019079 A KR 1020057019079A KR 20057019079 A KR20057019079 A KR 20057019079A KR 20060002953 A KR20060002953 A KR 20060002953A
Authority
KR
South Korea
Prior art keywords
offset voltage
signal
demodulated signal
subtracting
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020057019079A
Other languages
English (en)
Korean (ko)
Inventor
아드리안 더블유 페이네
Original Assignee
코닌클리즈케 필립스 일렉트로닉스 엔.브이.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 코닌클리즈케 필립스 일렉트로닉스 엔.브이. filed Critical 코닌클리즈케 필립스 일렉트로닉스 엔.브이.
Publication of KR20060002953A publication Critical patent/KR20060002953A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
    • H04L25/063—Setting decision thresholds using feedback techniques only
    • H04L25/064—Subtraction of the threshold from the signal, which is then compared to a supplementary fixed threshold
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H04B1/16—Circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Dc Digital Transmission (AREA)
  • Circuits Of Receivers In General (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
KR1020057019079A 2003-04-09 2004-03-30 복조 신호의 ｄｃ 오프셋 전압 수정 방법 및 수신기 Withdrawn KR20060002953A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0308168.4 2003-04-09
GBGB0308168.4A GB0308168D0 (en) 2003-04-09 2003-04-09 Receiver having DC offset voltage correction

Publications (1)

Publication Number Publication Date
KR20060002953A true KR20060002953A (ko) 2006-01-09

Family

ID=9956462

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020057019079A Withdrawn KR20060002953A (ko) 2003-04-09 2004-03-30 복조 신호의 ｄｃ 오프셋 전압 수정 방법 및 수신기

Country Status (8)

Country Link
US (1) US20070177692A1 (https=)
EP (1) EP1616421A1 (https=)
JP (1) JP2006523059A (https=)
KR (1) KR20060002953A (https=)
CN (1) CN1768515A (https=)
GB (1) GB0308168D0 (https=)
TW (1) TW200501602A (https=)
WO (1) WO2004091160A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8195096B2 (en) 2006-07-13 2012-06-05 Mediatek Inc. Apparatus and method for enhancing DC offset correction speed of a radio device
TWI330026B (en) * 2007-04-02 2010-09-01 Realtek Semiconductor Corp Receiving system and related method for calibrating dc offset
CN101453229B (zh) * 2007-11-28 2013-07-03 瑞昱半导体股份有限公司 用以校正直流偏移的接收系统及其相关方法
JP2013222402A (ja) * 2012-04-18 2013-10-28 Nippon Reliance Kk オフセット調整回路及びプログラム
JP6939660B2 (ja) * 2018-03-13 2021-09-22 トヨタ自動車株式会社 車両走行制御システム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0503728B1 (en) * 1991-03-15 1997-08-27 Koninklijke Philips Electronics N.V. Data receiver comprising a control loop with reduced sampling frequency
GB2274759B (en) * 1993-02-02 1996-11-13 Nokia Mobile Phones Ltd Correction of D.C offset in received and demodulated radio signals
US5724653A (en) * 1994-12-20 1998-03-03 Lucent Technologies Inc. Radio receiver with DC offset correction circuit
EP0863606B1 (en) * 1997-03-05 2003-09-24 Nec Corporation Direct conversion receiver capable of cancelling DC offset voltages
TW405314B (en) * 1998-08-28 2000-09-11 Ind Tech Res Inst Device for eliminating DC offset utilizing noise regulation technique and its method
GB2349313A (en) * 1999-04-21 2000-10-25 Ericsson Telefon Ab L M Radio receiver
US6275087B1 (en) * 1999-11-16 2001-08-14 Lsi Logic Corporation Adaptive cancellation of time variant DC offset
GB0100202D0 (en) * 2001-01-04 2001-02-14 Koninkl Philips Electronics Nv Receiver having a variable threshold slicer stage and a method of updating the threshold levels of the slicer stage
DE10251288B4 (de) * 2002-11-04 2005-08-11 Advanced Micro Devices, Inc., Sunnyvale Equalizerschaltung mit Kerbkompensation für einen Direktmischempfänger

Also Published As

Publication number Publication date
US20070177692A1 (en) 2007-08-02
GB0308168D0 (en) 2003-05-14
WO2004091160A1 (en) 2004-10-21
TW200501602A (en) 2005-01-01
EP1616421A1 (en) 2006-01-18
CN1768515A (zh) 2006-05-03
JP2006523059A (ja) 2006-10-05

Similar Documents

Publication Publication Date Title
US4385396A (en) NRZ Digital data recovery
US11038667B2 (en) Phase synchronization device
US5652541A (en) Data demodulator employing decision feedback for reference parameter recovery and method used therin
KR20060002953A (ko) 복조 신호의 ｄｃ 오프셋 전압 수정 방법 및 수신기
JP3643088B2 (ja) データスライサ
US4313219A (en) Receiver for high frequency electromagnetic oscillations having a frequency readjustment
US4188615A (en) Bit error detecting circuit for use in a digital signal transmission line
KR102415697B1 (ko) 위상 및 심볼 에지 검파를 통한 am 복조
CN1333584C (zh) 载波跟踪环路锁定检测器
US6188275B1 (en) Demodulator tuned by use of a test signal
US7289581B2 (en) Receiving apparatus
JP3683550B2 (ja) 二値化回路、無線通信装置および二値化方法
US6259315B1 (en) FM demodulator being tuned to reference frequency by auxiliary detector
KR100577703B1 (ko) Ｖｓｂ 방식 수신기를 위한 반송파 복원장치 및 그 복원방법
US6204725B1 (en) Circuit for demodulating digital signal undergoing different modulation schemes
JP2006261826A (ja) 受信装置及び受信方法
EP1061654B1 (en) Detection of noise in a frequency demodulated fm audio broadcast signal
JPH09294143A (ja) Ｆｓｋ受信装置
JPH0787471B2 (ja) ディジタル無線受信機
EP0683586A2 (en) FSK receiver
CN113438029A (zh) 一种oam信号解调方法、系统及存储介质
EP1259041A1 (en) Method and apparatus to determine a modulation type of a short wave broadcast signal
US20050176395A1 (en) Automatic frequency control receiver
JPS595708A (ja) Ｆｍ復調回路
US20060150226A1 (en) Television receiver for digital signals with offset tuning provisions

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20051007

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid