KR102772894B1 - 메모리 관리 메커니즘을 구비한 전자 시스템 및 그의 동작 방법 - Google Patents

메모리 관리 메커니즘을 구비한 전자 시스템 및 그의 동작 방법 Download PDF

Info

Publication number
KR102772894B1
KR102772894B1 KR1020160115818A KR20160115818A KR102772894B1 KR 102772894 B1 KR102772894 B1 KR 102772894B1 KR 1020160115818 A KR1020160115818 A KR 1020160115818A KR 20160115818 A KR20160115818 A KR 20160115818A KR 102772894 B1 KR102772894 B1 KR 102772894B1
Authority
KR
South Korea
Prior art keywords
memory
bit line
electronic system
layer memory
paragraph
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020160115818A
Other languages
English (en)
Korean (ko)
Other versions
KR20170065433A (ko
Inventor
크리슈나 말라디
강욱송
홍종 정
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Publication of KR20170065433A publication Critical patent/KR20170065433A/ko
Application granted granted Critical
Publication of KR102772894B1 publication Critical patent/KR102772894B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G06F9/544—Buffers; Shared memory; Pipes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Dram (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020160115818A 2015-12-03 2016-09-08 메모리 관리 메커니즘을 구비한 전자 시스템 및 그의 동작 방법 Active KR102772894B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201562262493P 2015-12-03 2015-12-03
US62/262,493 2015-12-03
US15/174,986 US9934154B2 (en) 2015-12-03 2016-06-06 Electronic system with memory management mechanism and method of operation thereof
US15/174,986 2016-06-06

Publications (2)

Publication Number Publication Date
KR20170065433A KR20170065433A (ko) 2017-06-13
KR102772894B1 true KR102772894B1 (ko) 2025-02-27

Family

ID=58799726

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020160115818A Active KR102772894B1 (ko) 2015-12-03 2016-09-08 메모리 관리 메커니즘을 구비한 전자 시스템 및 그의 동작 방법

Country Status (5)

Country Link
US (1) US9934154B2 (https=)
JP (1) JP2017102903A (https=)
KR (1) KR102772894B1 (https=)
CN (1) CN106847331B (https=)
TW (1) TWI724036B (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6635469B2 (ja) * 2017-05-24 2020-01-22 株式会社大一商会 遊技機
JP6635472B2 (ja) * 2017-05-24 2020-01-29 株式会社大一商会 遊技機
KR102353859B1 (ko) 2017-11-01 2022-01-19 삼성전자주식회사 컴퓨팅 장치 및 비휘발성 듀얼 인라인 메모리 모듈
US11288070B2 (en) 2019-11-04 2022-03-29 International Business Machines Corporation Optimization of low-level memory operations in a NUMA environment

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5687382A (en) * 1995-06-07 1997-11-11 Hitachi America, Ltd. High speed, reduced power memory system implemented according to access frequency
US6384439B1 (en) 1998-02-02 2002-05-07 Texas Instruments, Inc. DRAM memory cell and array having pass transistors with recessed channels
US6178517B1 (en) * 1998-07-24 2001-01-23 International Business Machines Corporation High bandwidth DRAM with low operating power modes
US6992919B2 (en) 2002-12-20 2006-01-31 Integrated Magnetoelectronics Corporation All-metal three-dimensional circuits and memories
US7203123B2 (en) * 2004-12-08 2007-04-10 Infineon Technologies Ag Integrated DRAM memory device
US7483422B2 (en) * 2005-02-10 2009-01-27 International Business Machines Corporation Data processing system, method and interconnect fabric for selective link information allocation in a data processing system
JP4208895B2 (ja) * 2006-05-30 2009-01-14 株式会社東芝 キャッシュメモリ装置および処理方法
KR101498673B1 (ko) * 2007-08-14 2015-03-09 삼성전자주식회사 반도체 드라이브, 그것의 데이터 저장 방법, 그리고 그것을포함한 컴퓨팅 시스템
US8335122B2 (en) * 2007-11-21 2012-12-18 The Regents Of The University Of Michigan Cache memory system for a data processing apparatus
US20090182977A1 (en) * 2008-01-16 2009-07-16 S. Aqua Semiconductor Llc Cascaded memory arrangement
US7934124B2 (en) * 2008-10-10 2011-04-26 Oracle America, Inc. Self-contained densely packed solid-state storage subsystem
KR20100095048A (ko) * 2009-02-20 2010-08-30 세심광전자기술(주) 금속 반사막을 갖는 액정변조기와 이를 이용한 박막트랜지스터 기판 검사장치
EP2441005A2 (en) * 2009-06-09 2012-04-18 Martin Vorbach System and method for a cache in a multi-core processor
JP2011118469A (ja) * 2009-11-30 2011-06-16 Toshiba Corp メモリ管理装置およびメモリ管理方法
US8671263B2 (en) 2011-02-03 2014-03-11 Lsi Corporation Implementing optimal storage tier configurations for a workload in a dynamic storage tiering system
JP2012234940A (ja) * 2011-04-28 2012-11-29 Elpida Memory Inc 半導体装置
KR101246475B1 (ko) 2011-05-25 2013-03-21 에스케이하이닉스 주식회사 반도체 셀 및 반도체 소자
US8738875B2 (en) 2011-11-14 2014-05-27 International Business Machines Corporation Increasing memory capacity in power-constrained systems
DE112011105984B4 (de) 2011-12-20 2024-10-17 Intel Corporation Dynamische teilweise Abschaltung eines arbeitsspeicherseitigen Zwischenspeichers in einer Arbeitsspeicherhierarchie auf zwei Ebenen
US8873329B1 (en) * 2012-01-17 2014-10-28 Rambus Inc. Patterned memory page activation
US9274960B2 (en) * 2012-03-20 2016-03-01 Stefanos Kaxiras System and method for simplifying cache coherence using multiple write policies
US8811110B2 (en) 2012-06-28 2014-08-19 Intel Corporation Configuration for power reduction in DRAM
US11687292B2 (en) * 2013-02-26 2023-06-27 Seagate Technology Llc Data update management in a cloud computing environment
US9342443B2 (en) * 2013-03-15 2016-05-17 Micron Technology, Inc. Systems and methods for memory system management based on thermal information of a memory system
JP2014191622A (ja) * 2013-03-27 2014-10-06 Fujitsu Ltd 処理装置
US9858181B2 (en) * 2013-06-20 2018-01-02 Hitachi, Ltd. Memory module having different types of memory mounted together thereon, and information processing device having memory module mounted therein
US9710226B1 (en) * 2013-07-16 2017-07-18 Rambus Inc. Unsuccessful write retry buffer

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
국제공개특허 제2014-203383호(2014.12.24.) 1부.*
미국공개특허 제2010-0095048호(2010.04.15.) 1부.*
일본공개특허 제09-069063호(1997.03.11.) 1부.*
일본공개특허 제2011-118469호(2011.06.16.) 1부.*
일본공개특허 제2012-234940호(2012.11.29.) 1부.*
한국공개특허 제10-2000-0011296호(2000.02.25.) 1부.*
한국공개특허 제10-2010-0101672호(2010.09.17.) 1부.*

Also Published As

Publication number Publication date
JP2017102903A (ja) 2017-06-08
KR20170065433A (ko) 2017-06-13
US20170161201A1 (en) 2017-06-08
TWI724036B (zh) 2021-04-11
CN106847331A (zh) 2017-06-13
US9934154B2 (en) 2018-04-03
CN106847331B (zh) 2019-11-26
TW201729069A (zh) 2017-08-16

Similar Documents

Publication Publication Date Title
KR102755864B1 (ko) 기록 전용 모드 레지스터 비트로 지향되는 독출 명령에 응답하여 장치 상태를 제공하기 위한 방법 및 이를 사용하는 메모리 장치 및 시스템
TWI518687B (zh) 記憶體裝置中的路徑分離技術
TWI771090B (zh) 記憶體裝置、記憶體輸入/輸出以及形成記憶體裝置的方法
US10073790B2 (en) Electronic system with memory management mechanism and method of operation thereof
CN112420094B (zh) 共享晶体管的字线驱动器以及相关的存储器装置和系统
US6891742B2 (en) Semiconductor memory device
US9548104B1 (en) Boost control to improve SRAM write operation
US9583173B2 (en) Semiconductor systems for fast sensing speed and correct amplification operation
US10497427B2 (en) Memory device using sense amplifiers as buffer memory with reduced access time and method of cache operation of the same
CN110875067A (zh) 基于鳍式场效应晶体管的存储器中执行解码的方法和系统
US9792978B2 (en) Semiconductor memory device and memory system including the same
US9361956B2 (en) Performing logical operations in a memory
US9305635B2 (en) High density memory structure
KR102772894B1 (ko) 메모리 관리 메커니즘을 구비한 전자 시스템 및 그의 동작 방법
US20190286566A1 (en) Memory device with local cache array
CN101286362B (zh) 嵌入式动态随机存取存储器
US7599234B2 (en) Semiconductor memory devices having signal delay controller and methods performed therein
US20250335098A1 (en) Access time in a memory array
KR101927583B1 (ko) 로컬 비트 라인 공유 메모리 소자 및 그 구동 방법
Kotabe Low-power DRAM
CN121747649A (zh) 高性能静态随机存取存储器
CN121747648A (zh) 具有逐行写入辅助的静态随机存取存储器
TW202401264A (zh) 具有合併在基板上的記憶庫的記憶體裝置，以及操作記憶體裝置的方法
JP2002008378A (ja) 半導体メモリ集積回路
WO2014115245A1 (ja) 半導体メモリ及び半導体装置

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20160908

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20210908

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20160908

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20230125

Patent event code: PE09021S01D

AMND Amendment
E90F Notification of reason for final refusal
PE0902 Notice of grounds for rejection

Comment text: Final Notice of Reason for Refusal

Patent event date: 20230727

Patent event code: PE09021S02D

AMND Amendment
E601 Decision to refuse application
E801 Decision on dismissal of amendment
PE0601 Decision on rejection of patent

Patent event date: 20240122

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20230727

Comment text: Final Notice of Reason for Refusal

Patent event code: PE06011S02I

Patent event date: 20230125

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

PE0801 Dismissal of amendment

Patent event code: PE08012E01D

Comment text: Decision on Dismissal of Amendment

Patent event date: 20240122

Patent event code: PE08011R01I

Comment text: Amendment to Specification, etc.

Patent event date: 20230823

Patent event code: PE08011R01I

Comment text: Amendment to Specification, etc.

Patent event date: 20230207

X091 Application refused [patent]
PX0901 Re-examination

Patent event code: PX09011S01I

Patent event date: 20240122

Comment text: Decision to Refuse Application

Patent event code: PX09012R01I

Patent event date: 20230823

Comment text: Amendment to Specification, etc.

Patent event code: PX09012R01I

Patent event date: 20230207

Comment text: Amendment to Specification, etc.

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20240429

Patent event code: PE09021S01D

PX0701 Decision of registration after re-examination

Patent event date: 20241128

Comment text: Decision to Grant Registration

Patent event code: PX07013S01D

X701 Decision to grant (after re-examination)
PG1601 Publication of registration