KR102704511B1 - 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들 - Google Patents

인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들 Download PDF

Info

Publication number
KR102704511B1
KR102704511B1 KR1020187009926A KR20187009926A KR102704511B1 KR 102704511 B1 KR102704511 B1 KR 102704511B1 KR 1020187009926 A KR1020187009926 A KR 1020187009926A KR 20187009926 A KR20187009926 A KR 20187009926A KR 102704511 B1 KR102704511 B1 KR 102704511B1
Authority
KR
South Korea
Prior art keywords
node
gateway
nodes
status
status table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020187009926A
Other languages
English (en)
Korean (ko)
Other versions
KR20180050727A (ko
Inventor
리차드 도미닉 위트펠트
막심 르끌레르
조지 앨런 와일리
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Priority to KR1020247022151A priority Critical patent/KR102853457B1/ko
Publication of KR20180050727A publication Critical patent/KR20180050727A/ko
Application granted granted Critical
Publication of KR102704511B1 publication Critical patent/KR102704511B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0805—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability
    • H04L43/0817—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability by checking functioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Environmental & Geological Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Bus Control (AREA)
KR1020187009926A 2015-09-10 2016-08-12 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들 Active KR102704511B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020247022151A KR102853457B1 (ko) 2015-09-10 2016-08-12 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/850,104 US20170075843A1 (en) 2015-09-10 2015-09-10 Unified systems and methods for interchip and intrachip node communication
US14/850,104 2015-09-10
PCT/US2016/046728 WO2017044247A1 (en) 2015-09-10 2016-08-12 Unified systems and methods for interchip and intrachip node communication

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020247022151A Division KR102853457B1 (ko) 2015-09-10 2016-08-12 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들

Publications (2)

Publication Number Publication Date
KR20180050727A KR20180050727A (ko) 2018-05-15
KR102704511B1 true KR102704511B1 (ko) 2024-09-06

Family

ID=56787712

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020247022151A Active KR102853457B1 (ko) 2015-09-10 2016-08-12 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들
KR1020187009926A Active KR102704511B1 (ko) 2015-09-10 2016-08-12 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들

Family Applications Before (1)

Application Number Title Priority Date Filing Date
KR1020247022151A Active KR102853457B1 (ko) 2015-09-10 2016-08-12 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들

Country Status (7)

Country Link
US (2) US20170075843A1 (enExample)
EP (2) EP4195058B1 (enExample)
JP (1) JP6845224B2 (enExample)
KR (2) KR102853457B1 (enExample)
CN (1) CN108027792B (enExample)
BR (1) BR112018004715A2 (enExample)
WO (1) WO2017044247A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170075843A1 (en) 2015-09-10 2017-03-16 Qualcomm Incorporated Unified systems and methods for interchip and intrachip node communication
US10521392B2 (en) 2017-05-10 2019-12-31 Qualcomm Incorporated Slave master-write/read datagram payload extension
US20190227971A1 (en) * 2018-01-23 2019-07-25 Qualcomm Incorporated Architecture for consolidating multiple sources of low-bandwidth data over a serial bus
US11443713B2 (en) * 2020-01-30 2022-09-13 Apple Inc. Billboard for context information sharing
CN113296479B (zh) * 2020-06-17 2024-07-23 盒马(中国)有限公司 总线入网单元、输送线电气控制系统及部署方法
US11675713B2 (en) 2021-04-02 2023-06-13 Micron Technology, Inc. Avoiding deadlock with a fabric having multiple systems on chip
JP2024120116A (ja) * 2021-05-10 2024-09-04 日本たばこ産業株式会社 エアロゾル生成装置の回路ユニット及びエアロゾル生成装置
CN115460128B (zh) * 2022-11-09 2023-07-07 之江实验室 一种面向多芯粒组合芯片的片上网络仿真系统

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173350B1 (en) 1997-10-17 2001-01-09 Eveready Battery Company Inc. System and method for writing data to a serial bus from a smart battery
US20070109015A1 (en) 2005-11-15 2007-05-17 Alcatel Switched integrated circuit connection architectures and techniques
JP2009021939A (ja) 2007-07-13 2009-01-29 Oki Electric Ind Co Ltd ノード情報収集システム、ネットワーク装置及びノード
US20130322462A1 (en) 2012-06-01 2013-12-05 Research In Motion Limited Universal synchronization engine based on probabilistic methods for guarantee of lock in multiformat audio systems
US20140149617A1 (en) 2012-11-27 2014-05-29 Hon Hai Precision Industry Co., Ltd. I2c bus structure and device availability query method

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5199106A (en) * 1986-09-19 1993-03-30 International Business Machines Corporation Input output interface controller connecting a synchronous bus to an asynchronous bus and methods for performing operations on the bus
JPS63211837A (ja) * 1987-02-27 1988-09-02 Hitachi Ltd デ−タ伝送制御方式
JP2544481B2 (ja) * 1988-06-20 1996-10-16 株式会社日立製作所 通信制御方式
US6157967A (en) 1992-12-17 2000-12-05 Tandem Computer Incorporated Method of data communication flow control in a data processing system using busy/ready commands
US6247161B1 (en) 1997-01-16 2001-06-12 Advanced Micro Devices, Inc. Dynamically configured on-chip communications paths based on statistical analysis
US6714994B1 (en) 1998-12-23 2004-03-30 Advanced Micro Devices, Inc. Host bridge translating non-coherent packets from non-coherent link to coherent packets on conherent link and vice versa
US6791949B1 (en) * 2000-04-28 2004-09-14 Raytheon Company Network protocol for wireless ad hoc networks
JP2002051055A (ja) * 2000-08-04 2002-02-15 Sony Corp 通信制御方法、通信システム及び通信装置
US7191271B2 (en) * 2001-09-20 2007-03-13 Lockheed Martin Corporation Two level multi-tier system bus
US7484118B2 (en) 2003-12-16 2009-01-27 International Business Machines Corporation Multi nodal computer system and method for handling check stops in the multi nodal computer system
US7409473B2 (en) 2004-12-21 2008-08-05 Sandisk Corporation Off-chip data relocation
US7751850B2 (en) 2005-09-01 2010-07-06 Broadcom Corporation Single chip multimode baseband processing circuitry with a shared radio interface
US7464225B2 (en) 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US8189573B2 (en) * 2005-12-22 2012-05-29 Intel Corporation Method and apparatus for configuring at least one port in a switch to be an upstream port or a downstream port
US7945721B1 (en) * 2006-08-11 2011-05-17 Oracle America, Inc. Flexible control and/or status register configuration
US9009350B2 (en) 2008-04-01 2015-04-14 International Business Machines Corporation Determining a path for network traffic between nodes in a parallel computer
US8140835B2 (en) 2008-05-09 2012-03-20 International Business Machines Corporation Updating a basic input/output system (‘BIOS’) boot block security module in compute nodes of a multinode computer
US20090307408A1 (en) 2008-06-09 2009-12-10 Rowan Nigel Naylor Peer-to-Peer Embedded System Communication Method and Apparatus
US20100158005A1 (en) 2008-12-23 2010-06-24 Suvhasis Mukhopadhyay System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions
EP2339795B1 (en) 2009-12-07 2013-08-14 STMicroelectronics (Research & Development) Limited Inter-chip communication interface for a multi-chip package
US8359367B2 (en) 2010-01-08 2013-01-22 International Business Machines Corporation Network support for system initiated checkpoints
US20120166621A1 (en) 2010-12-23 2012-06-28 Anish Sharma Sharing the Status of S-CSCF Nodes Across I-CSCF Nodes in a Communications Network
US8824295B2 (en) 2011-12-30 2014-09-02 Qualcomm Technologies, Inc. Link between chips using virtual channels and credit based flow control
US9264368B2 (en) 2012-01-27 2016-02-16 Marvell World Trade Ltd. Chip-to-chip communications
US20130339091A1 (en) * 2012-06-15 2013-12-19 Anthony W. Humay Intelligent social polling platform
US9152598B2 (en) 2012-11-28 2015-10-06 Atmel Corporation Connecting multiple slave devices to a single master controller in bus system
US20150120826A1 (en) 2013-10-28 2015-04-30 Bernd Gauweiler Node control in a distributed peer-to-peer network
US9497710B2 (en) * 2013-11-25 2016-11-15 Qualcomm Incorporated Multipoint interface shortest pulse width priority resolution
US20170075843A1 (en) 2015-09-10 2017-03-16 Qualcomm Incorporated Unified systems and methods for interchip and intrachip node communication

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173350B1 (en) 1997-10-17 2001-01-09 Eveready Battery Company Inc. System and method for writing data to a serial bus from a smart battery
US20070109015A1 (en) 2005-11-15 2007-05-17 Alcatel Switched integrated circuit connection architectures and techniques
JP2009021939A (ja) 2007-07-13 2009-01-29 Oki Electric Ind Co Ltd ノード情報収集システム、ネットワーク装置及びノード
US20130322462A1 (en) 2012-06-01 2013-12-05 Research In Motion Limited Universal synchronization engine based on probabilistic methods for guarantee of lock in multiformat audio systems
US20140149617A1 (en) 2012-11-27 2014-05-29 Hon Hai Precision Industry Co., Ltd. I2c bus structure and device availability query method

Also Published As

Publication number Publication date
BR112018004715A2 (pt) 2018-09-25
US20170075843A1 (en) 2017-03-16
KR20180050727A (ko) 2018-05-15
US11720512B2 (en) 2023-08-08
EP4195058A1 (en) 2023-06-14
JP2018528540A (ja) 2018-09-27
CN108027792A (zh) 2018-05-11
KR102853457B1 (ko) 2025-09-01
EP4195058C0 (en) 2024-07-03
JP6845224B2 (ja) 2021-03-17
CN108027792B (zh) 2021-08-20
WO2017044247A1 (en) 2017-03-16
KR20240108580A (ko) 2024-07-09
EP4195058B1 (en) 2024-07-03
US20210326290A1 (en) 2021-10-21
EP3347823A1 (en) 2018-07-18

Similar Documents

Publication Publication Date Title
KR102704511B1 (ko) 인터칩 및 인트라칩 노드 통신을 위한 통합된 시스템들 및 방법들
CN105683936B (zh) 具有多个从设备标识符的相机控制从设备
CN104322033B (zh) 使用第二协议的扩展功能结构来控制第一协议的物理链路
US10521392B2 (en) Slave master-write/read datagram payload extension
US10838898B2 (en) Bit-interleaved bi-directional transmissions on a multi-drop bus for time-critical data exchange
EP3158698B1 (en) Systems and methods for providing power savings and interference mitigation on physical transmission media
CN108885602A (zh) 多协议i3c共用命令码
CN108370338A (zh) 用于消息接发和输入/输出传递接口的最优等待时间分组化器有限状态机
US10579549B2 (en) Staggered transmissions on a multi-drop half-duplex bus
CN104350720B (zh) 提供用于双向串行互连的串行协议的装置、方法和系统
TWI512449B (zh) 用於減少嵌入式系統中耗電量之方法與裝置
US20180329838A1 (en) Bus communication enhancement based on identification capture during bus arbitration
US12317131B2 (en) Multi-protocol communication network
CN119816821A (zh) 使用端口聚集提高射频前端（rffe）吞吐量
KR20170134434A (ko) 멀티-포트 물리 계층 (phy) 에 대한 위상 록킹 루프 (pll) 의 공유된 제어

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20180406

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20210726

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20231027

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20240618

PA0104 Divisional application for international application

Comment text: Divisional Application for International Patent

Patent event code: PA01041R01D

Patent event date: 20240702

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20240904

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20240904

End annual number: 3

Start annual number: 1

PG1601 Publication of registration