KR102238957B1 - 멀티코어 온-다이 메모리 마이크로컨트롤러 - Google Patents

멀티코어 온-다이 메모리 마이크로컨트롤러 Download PDF

Info

Publication number
KR102238957B1
KR102238957B1 KR1020197026661A KR20197026661A KR102238957B1 KR 102238957 B1 KR102238957 B1 KR 102238957B1 KR 1020197026661 A KR1020197026661 A KR 1020197026661A KR 20197026661 A KR20197026661 A KR 20197026661A KR 102238957 B1 KR102238957 B1 KR 102238957B1
Authority
KR
South Korea
Prior art keywords
microcontroller
memory
operations
die
memory cells
Prior art date
Application number
KR1020197026661A
Other languages
English (en)
Korean (ko)
Other versions
KR20190115072A (ko
Inventor
이보 인
헨리 장
포-션 라이
비제이 친촐
스피리돈 게오르가키스
얀 리
히로유키 미즈코시
도루 미와
제이쉬 팍헤일
쯔-이 리우
Original Assignee
샌디스크 테크놀로지스 엘엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 샌디스크 테크놀로지스 엘엘씨 filed Critical 샌디스크 테크놀로지스 엘엘씨
Priority claimed from PCT/US2018/024103 external-priority patent/WO2018231313A1/en
Publication of KR20190115072A publication Critical patent/KR20190115072A/ko
Application granted granted Critical
Publication of KR102238957B1 publication Critical patent/KR102238957B1/ko

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/14Implementation of control logic, e.g. test mode decoders
    • G11C29/16Implementation of control logic, e.g. test mode decoders using microprogrammed units, e.g. state machines
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016Error in accessing a memory location, i.e. addressing error
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7842Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
    • G06F15/785Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers) with decentralized control, e.g. smart memories
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/3004Arrangements for executing specific machine instructions to perform operations on memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30076Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087Synchronisation or serialisation instructions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/26Sensing or reading circuits; Data output circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/32Timing circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Computing Systems (AREA)
  • Microcomputers (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
KR1020197026661A 2017-06-12 2018-03-23 멀티코어 온-다이 메모리 마이크로컨트롤러 KR102238957B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201762518584P 2017-06-12 2017-06-12
US62/518,584 2017-06-12
IN201841008353 2018-03-07
IN201841008353 2018-03-07
PCT/US2018/024103 WO2018231313A1 (en) 2017-06-12 2018-03-23 Multicore on-die memory microcontroller

Publications (2)

Publication Number Publication Date
KR20190115072A KR20190115072A (ko) 2019-10-10
KR102238957B1 true KR102238957B1 (ko) 2021-04-13

Family

ID=68206363

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020197026661A KR102238957B1 (ko) 2017-06-12 2018-03-23 멀티코어 온-다이 메모리 마이크로컨트롤러

Country Status (4)

Country Link
JP (1) JP2020510951A (ja)
KR (1) KR102238957B1 (ja)
CN (1) CN110447075B (ja)
DE (1) DE112018000842T5 (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210101785A (ko) * 2020-02-11 2021-08-19 에스케이하이닉스 주식회사 메모리 시스템, 메모리 컨트롤러 및 메모리 시스템의 동작 방법
CN113568848B (zh) * 2020-07-29 2023-07-11 华为技术有限公司 处理器、信号调整方法及计算机系统
CN112612746A (zh) * 2020-12-18 2021-04-06 中国电子科技集团公司第四十七研究所 一种基于存储器互联的可重构微处理器系统
CN116189745B (zh) * 2023-04-26 2023-09-15 长鑫存储技术有限公司 存储器和命令序列处理系统

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160321202A1 (en) * 2015-04-30 2016-11-03 Microchip Technology Incorporated Central Processing Unit With Enhanced Instruction Set

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5615159A (en) * 1995-11-28 1997-03-25 Micron Quantum Devices, Inc. Memory system with non-volatile data storage unit and method of initializing same
JP4153882B2 (ja) * 2004-02-17 2008-09-24 株式会社東芝 半導体集積回路装置
JP2006127623A (ja) * 2004-10-28 2006-05-18 Sony Corp 半導体記憶装置とそのアクセス方法
KR101086855B1 (ko) * 2008-03-10 2011-11-25 주식회사 팍스디스크 고속 동작하는 반도체 스토리지 시스템 및 그 제어 방법
US9448940B2 (en) * 2011-10-28 2016-09-20 The Regents Of The University Of California Multiple core computer processor with globally-accessible local memories
KR101903095B1 (ko) * 2011-11-21 2018-10-02 삼성전자주식회사 불휘발성 메모리 장치 및 불휘발성 메모리 장치를 제어하는 컨트롤러의 동작 방법
US20140137119A1 (en) * 2012-11-15 2014-05-15 Elwha LLC, a limited liability corporation of the State of Delaware Multi-core processing in memory
US9478292B2 (en) * 2013-10-27 2016-10-25 Sandisk Technologies Llc Read operation for a non-volatile memory
US9691452B2 (en) * 2014-08-15 2017-06-27 Micron Technology, Inc. Apparatuses and methods for concurrently accessing different memory planes of a memory
US9558846B1 (en) * 2015-11-04 2017-01-31 Texas Instruments Incorporated Feedback validation of arbitrary non-volatile memory data
US9564233B1 (en) * 2016-03-04 2017-02-07 Sandisk Technologies Llc Open block source bias adjustment for an incompletely programmed block of a nonvolatile storage device
JP6753746B2 (ja) * 2016-09-15 2020-09-09 キオクシア株式会社 半導体記憶装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160321202A1 (en) * 2015-04-30 2016-11-03 Microchip Technology Incorporated Central Processing Unit With Enhanced Instruction Set

Also Published As

Publication number Publication date
CN110447075B (zh) 2023-07-21
DE112018000842T5 (de) 2019-12-24
CN110447075A (zh) 2019-11-12
KR20190115072A (ko) 2019-10-10
JP2020510951A (ja) 2020-04-09

Similar Documents

Publication Publication Date Title
US10635526B2 (en) Multicore on-die memory microcontroller
US10528255B2 (en) Interface for non-volatile memory
US10528267B2 (en) Command queue for storage operations
KR101767359B1 (ko) 다이렉트 액세스를 갖는 다중-레벨 메모리
US10496371B2 (en) Key-value compaction
KR102238957B1 (ko) 멀티코어 온-다이 메모리 마이크로컨트롤러
TWI594182B (zh) 用於在共用記憶體通道上實施多位準記憶體階層之裝置及方法
US10528286B2 (en) Interface for non-volatile memory
TWI752620B (zh) 與記憶體類型相關的頁表
TWI752619B (zh) 存取儲存的元資料以識別儲存資料的記憶體裝置
US10372446B2 (en) Technology to dynamically modulate memory device read granularity
US11037627B2 (en) Cell block allocation for hybrid dual write
US20190102287A1 (en) Remote persistent memory access device
WO2013028859A1 (en) Methods and systems for mapping a peripheral function onto a legacy memory interface
TWI764265B (zh) 用於將資料連結至記憶體命名空間的記憶體系統
US10725933B2 (en) Method and apparatus for redirecting memory access commands sent to unusable memory partitions
US20200319815A1 (en) Communication of data relocation information by storage device to host to improve system performance
KR20230094964A (ko) 이종 메모리 타겟의 인터리빙
US11487548B2 (en) Dynamic re-evaluation of parameters for non-volatile memory using microcontroller
US20240103764A1 (en) Control Table Set Determination In Storage Devices
KR20230167690A (ko) 데이터를 저장하는 방법 및 장치
CN116917854A (zh) 跨多个协议管理持久性存储器区域

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant