KR101923012B1 - 고속 프로그래밍 가능 클록 분할기 - Google Patents

고속 프로그래밍 가능 클록 분할기 Download PDF

Info

Publication number
KR101923012B1
KR101923012B1 KR1020187010466A KR20187010466A KR101923012B1 KR 101923012 B1 KR101923012 B1 KR 101923012B1 KR 1020187010466 A KR1020187010466 A KR 1020187010466A KR 20187010466 A KR20187010466 A KR 20187010466A KR 101923012 B1 KR101923012 B1 KR 101923012B1
Authority
KR
South Korea
Prior art keywords
clock signal
rate
output
odd
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020187010466A
Other languages
English (en)
Korean (ko)
Other versions
KR20180043380A (ko
Inventor
네하 아그라왈
사진 모하매드
철규 리
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20180043380A publication Critical patent/KR20180043380A/ko
Application granted granted Critical
Publication of KR101923012B1 publication Critical patent/KR101923012B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal
    • H03K7/06—Frequency or rate modulation, i.e. PFM or PRM
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/08—Output circuits
    • H03K21/10—Output circuits comprising logic circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/02—Input circuits
    • H03K21/026—Input circuits comprising logic circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pulse Circuits (AREA)
  • Theoretical Computer Science (AREA)
  • Manipulation Of Pulses (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
KR1020187010466A 2015-09-15 2016-08-10 고속 프로그래밍 가능 클록 분할기 Expired - Fee Related KR101923012B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/855,238 2015-09-15
US14/855,238 US9762228B2 (en) 2015-09-15 2015-09-15 High-speed programmable clock divider
PCT/US2016/046333 WO2017048419A1 (en) 2015-09-15 2016-08-10 High-speed programmable clock divider

Publications (2)

Publication Number Publication Date
KR20180043380A KR20180043380A (ko) 2018-04-27
KR101923012B1 true KR101923012B1 (ko) 2018-11-28

Family

ID=56741189

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020187010466A Expired - Fee Related KR101923012B1 (ko) 2015-09-15 2016-08-10 고속 프로그래밍 가능 클록 분할기

Country Status (9)

Country Link
US (1) US9762228B2 (enExample)
EP (1) EP3350928B1 (enExample)
JP (1) JP6483329B2 (enExample)
KR (1) KR101923012B1 (enExample)
CN (1) CN108028656B (enExample)
BR (1) BR112018005030B1 (enExample)
ES (1) ES2715029T3 (enExample)
HU (1) HUE043658T2 (enExample)
WO (1) WO2017048419A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10063234B1 (en) * 2017-07-13 2018-08-28 Micron Technology, Inc. Half-frequency command path
US11038666B1 (en) * 2019-12-11 2021-06-15 Qualcomm Incorporated Open-loop, super fast, half-rate clock and data recovery for next generation C-PHY interfaces
US11874693B2 (en) 2022-05-24 2024-01-16 Analog Devices International Unlimited Company Reconfigurable clock divider

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080219399A1 (en) 2007-03-07 2008-09-11 Nary Kevin R Frequency Divider With Symmetrical Output

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4623846A (en) * 1985-02-14 1986-11-18 Motorola, Inc. Constant duty cycle, frequency programmable clock generator
US5362119A (en) * 1993-09-29 1994-11-08 Rosentratter Billy F Glare shield
US5524035A (en) * 1995-08-10 1996-06-04 International Business Machines Corporation Symmetric clock system for a data processing system including dynamically switchable frequency divider
EP0785624B1 (en) * 1996-01-19 2001-08-29 STMicroelectronics S.r.l. Windowed clock generation
JP3159238B2 (ja) * 1996-09-17 2001-04-23 日本電気株式会社 数値制御発振回路
EP1241788A1 (en) * 2001-03-13 2002-09-18 STMicroelectronics Limited Digital frequency divider
JP3949995B2 (ja) * 2001-12-28 2007-07-25 シャープ株式会社 カウンタ回路
US7358782B2 (en) * 2005-08-17 2008-04-15 Broadcom Corporation Frequency divider and associated methods
US8324858B2 (en) * 2008-07-01 2012-12-04 Proterra Inc. Charging stations for electric vehicles
US7881422B1 (en) * 2008-07-10 2011-02-01 Marvell International Ltd. Circuits and methods for dividing frequency by an odd value
US8368436B1 (en) 2010-10-29 2013-02-05 Maxim Integrated, Inc. Programmable frequency synthesizer with I/Q outputs
CN102055465A (zh) * 2010-12-09 2011-05-11 山东大学 一种可配置任意整数半整数分频器装置及方法
US8471608B2 (en) 2011-02-02 2013-06-25 Texas Instruments Incorporated Clock divider circuit
US8378719B1 (en) 2011-10-18 2013-02-19 St-Ericsson Sa Programmable high-speed frequency divider
US8558575B1 (en) * 2012-03-23 2013-10-15 Applied Micro Circuits Corporation Clock generation for N.5 modulus divider
US8744037B2 (en) 2012-06-11 2014-06-03 Intel Mobil Communications GmbH Divider, method for providing an output signal and edge tracker
EP2806562A1 (en) 2013-05-22 2014-11-26 Asahi Kasei Microdevices Corporation Programmable frequency divider module with duty cycle close to fifty percent
US10579580B2 (en) * 2013-12-18 2020-03-03 Qorvo Us, Inc. Start of sequence detection for one wire bus
US8829953B1 (en) 2014-01-09 2014-09-09 Freescale Semiconductor, Inc. Programmable clock divider
CN104682954B (zh) * 2015-02-06 2017-07-18 北京大学 一种半速率随机数据相位检测电路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080219399A1 (en) 2007-03-07 2008-09-11 Nary Kevin R Frequency Divider With Symmetrical Output

Also Published As

Publication number Publication date
ES2715029T3 (es) 2019-05-31
BR112018005030B1 (pt) 2023-04-18
US9762228B2 (en) 2017-09-12
WO2017048419A1 (en) 2017-03-23
HUE043658T2 (hu) 2019-08-28
EP3350928A1 (en) 2018-07-25
CN108028656A (zh) 2018-05-11
EP3350928B1 (en) 2019-01-09
KR20180043380A (ko) 2018-04-27
JP2018526940A (ja) 2018-09-13
JP6483329B2 (ja) 2019-03-13
CN108028656B (zh) 2019-05-31
US20170077918A1 (en) 2017-03-16
BR112018005030A2 (enExample) 2018-10-02

Similar Documents

Publication Publication Date Title
US20080219399A1 (en) Frequency Divider With Symmetrical Output
US20080094113A1 (en) Fraction-N Frequency Divider and Method Thereof
US7990294B2 (en) Parallel-serial conversion circuit and data receiving system
US8471607B1 (en) High-speed frequency divider architecture
CN110232886B (zh) 两级判决反馈均衡器和包括两级判决反馈均衡器的显示器
JP2018112861A (ja) 乱数生成装置、集積回路
US10530375B1 (en) High speed frequency divider
KR101923012B1 (ko) 고속 프로그래밍 가능 클록 분할기
WO2016089292A1 (en) Power efficient high speed latch circuits and systems
US9900014B2 (en) Frequency dividing circuit and semiconductor integrated circuit
CN213585746U (zh) 分频器电路
JP4992947B2 (ja) パラレル−シリアル変換器及びパラレルデータ出力器
JP2012257066A (ja) パラレル−シリアル変換回路
CN214799455U (zh) 交错信号产生电路
US6956922B2 (en) Generating non-integer clock division
CN101399539B (zh) 50%占空比时钟分频器电路和方法
US7342425B1 (en) Method and apparatus for a symmetrical odd-number clock divider
US8319532B2 (en) Frequency divider with phase selection functionality
US20120306539A1 (en) Fractional-n clock generator and method thereof
US9319048B2 (en) Clock divider
CN115051700B (zh) 交错信号产生电路
US7253673B2 (en) Multi-phase clock generator and generating method for network controller
JP2020108007A (ja) パルス幅変調回路
CN119582813A (zh) 一种分频电路
CN106533433A (zh) 时脉数据回复装置、时脉数据回复方法及相位检测器

Legal Events

Date Code Title Description
A201 Request for examination
A302 Request for accelerated examination
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20241123

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

H13 Ip right lapsed

Free format text: ST27 STATUS EVENT CODE: N-4-6-H10-H13-OTH-PC1903 (AS PROVIDED BY THE NATIONAL OFFICE); TERMINATION CATEGORY : DEFAULT_OF_REGISTRATION_FEE

Effective date: 20241123

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20241123