KR101800273B1 - 웨이퍼 분석 방법 - Google Patents

웨이퍼 분석 방법 Download PDF

Info

Publication number
KR101800273B1
KR101800273B1 KR1020160004042A KR20160004042A KR101800273B1 KR 101800273 B1 KR101800273 B1 KR 101800273B1 KR 1020160004042 A KR1020160004042 A KR 1020160004042A KR 20160004042 A KR20160004042 A KR 20160004042A KR 101800273 B1 KR101800273 B1 KR 101800273B1
Authority
KR
South Korea
Prior art keywords
wafer
flatness
oxide film
film
evaluating
Prior art date
Application number
KR1020160004042A
Other languages
English (en)
Korean (ko)
Other versions
KR20170084785A (ko
Inventor
이충현
이성욱
함호찬
김자영
Original Assignee
에스케이실트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에스케이실트론 주식회사 filed Critical 에스케이실트론 주식회사
Priority to KR1020160004042A priority Critical patent/KR101800273B1/ko
Priority to PCT/KR2016/013132 priority patent/WO2017122921A1/fr
Publication of KR20170084785A publication Critical patent/KR20170084785A/ko
Application granted granted Critical
Publication of KR101800273B1 publication Critical patent/KR101800273B1/ko

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02554Oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/26Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
KR1020160004042A 2016-01-13 2016-01-13 웨이퍼 분석 방법 KR101800273B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020160004042A KR101800273B1 (ko) 2016-01-13 2016-01-13 웨이퍼 분석 방법
PCT/KR2016/013132 WO2017122921A1 (fr) 2016-01-13 2016-11-15 Procédé d'analyse de plaquette

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020160004042A KR101800273B1 (ko) 2016-01-13 2016-01-13 웨이퍼 분석 방법

Publications (2)

Publication Number Publication Date
KR20170084785A KR20170084785A (ko) 2017-07-21
KR101800273B1 true KR101800273B1 (ko) 2017-11-22

Family

ID=59312019

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020160004042A KR101800273B1 (ko) 2016-01-13 2016-01-13 웨이퍼 분석 방법

Country Status (2)

Country Link
KR (1) KR101800273B1 (fr)
WO (1) WO2017122921A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6174740B1 (en) 1995-09-18 2001-01-16 Shin-Etsu Handotai, Co., Ltd. Method for analyzing impurities within silicon wafer
KR100877102B1 (ko) 2007-05-28 2009-01-09 주식회사 하이닉스반도체 열처리 장치 및 이를 이용한 열처리 방법
KR101651965B1 (ko) 2015-01-22 2016-08-30 주식회사 엘지실트론 웨이퍼의 강도를 측정하는 방법

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5506672A (en) * 1993-09-08 1996-04-09 Texas Instruments Incorporated System for measuring slip dislocations and film stress in semiconductor processing utilizing an adjustable height rotating beam splitter
KR20020030458A (ko) * 2000-10-17 2002-04-25 윤종용 웨이퍼의 슬립 라인 검사 방법
JP5718809B2 (ja) * 2008-05-16 2015-05-13 マトソン テクノロジー、インコーポレイテッド 加工品の破壊を防止する方法および装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6174740B1 (en) 1995-09-18 2001-01-16 Shin-Etsu Handotai, Co., Ltd. Method for analyzing impurities within silicon wafer
KR100877102B1 (ko) 2007-05-28 2009-01-09 주식회사 하이닉스반도체 열처리 장치 및 이를 이용한 열처리 방법
KR101651965B1 (ko) 2015-01-22 2016-08-30 주식회사 엘지실트론 웨이퍼의 강도를 측정하는 방법

Also Published As

Publication number Publication date
WO2017122921A1 (fr) 2017-07-20
KR20170084785A (ko) 2017-07-21

Similar Documents

Publication Publication Date Title
CN102881592B (zh) 半导体器件的制造方法
US8329547B2 (en) Semiconductor process for etching a recess into a substrate by using an etchant that contains hydrogen peroxide
TW201250927A (en) Embedded sigma shaped semiconductor alloys formed in transistors by applying a uniform oxide layer prior to cavity etching
CN106444365B (zh) 晶圆刻蚀的控制方法及晶圆制造方法
JP2007103654A (ja) 半導体装置およびその製造方法
CN100468679C (zh) 半导体器件及半导体器件的制造方法和评估方法
KR101800273B1 (ko) 웨이퍼 분석 방법
JP5527080B2 (ja) 半導体装置の製造方法
JP5434491B2 (ja) 半導体基板の評価方法及び半導体デバイスの製造方法
US6143579A (en) Efficient method for monitoring gate oxide damage related to plasma etch chamber processing history
US9935021B2 (en) Method for evaluating a semiconductor wafer
JP2005150398A (ja) 半導体装置の製造方法および半導体の表面処理方法
US20100009502A1 (en) Semiconductor Fabrication Process Including An SiGe Rework Method
JP3896919B2 (ja) シリコンウエーハのNi汚染の評価方法
KR101323721B1 (ko) Sims를 이용한 시료 분석 방법
JP2010062346A (ja) 絶縁破壊寿命シミュレーション方法、シリコンウェーハ表面の品質評価方法およびプログラム
JP4241406B2 (ja) 半導体力学量センサ
JP2017028007A (ja) シリコンウェーハのゲッタリング能力評価方法
KR100906066B1 (ko) 압전박막을 사용한 mos 트랜지스터 및 이의 제조방법
JP4761431B2 (ja) 半導体装置の製造方法
US11942359B2 (en) Reduced semiconductor wafer bow and warpage
US8728941B2 (en) Semiconductor apparatus and manufacturing method of same
CN108269739A (zh) 多晶硅栅极的形成方法
EP4044216A1 (fr) Procédé pour tester la robustesse de contrainte d'un substrat semi-conducteur
JP4880890B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant