KR101560340B1 - 포화가 적용된 정수 곱셈 연산 및 곱셈-덧셈 연산 - Google Patents

포화가 적용된 정수 곱셈 연산 및 곱셈-덧셈 연산 Download PDF

Info

Publication number
KR101560340B1
KR101560340B1 KR1020117030951A KR20117030951A KR101560340B1 KR 101560340 B1 KR101560340 B1 KR 101560340B1 KR 1020117030951 A KR1020117030951 A KR 1020117030951A KR 20117030951 A KR20117030951 A KR 20117030951A KR 101560340 B1 KR101560340 B1 KR 101560340B1
Authority
KR
South Korea
Prior art keywords
signal
operand
sign
input
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020117030951A
Other languages
English (en)
Korean (ko)
Other versions
KR20120017457A (ko
Inventor
케빈 에이. 후르드
스코트 에이. 힐커
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20120017457A publication Critical patent/KR20120017457A/ko
Application granted granted Critical
Publication of KR101560340B1 publication Critical patent/KR101560340B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow
    • G06F7/49921—Saturation, i.e. clipping the result to a minimum or maximum value
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
KR1020117030951A 2009-05-27 2010-05-24 포화가 적용된 정수 곱셈 연산 및 곱셈-덧셈 연산 Active KR101560340B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/472,715 US8316071B2 (en) 2009-05-27 2009-05-27 Arithmetic processing unit that performs multiply and multiply-add operations with saturation and method therefor
US12/472,715 2009-05-27

Publications (2)

Publication Number Publication Date
KR20120017457A KR20120017457A (ko) 2012-02-28
KR101560340B1 true KR101560340B1 (ko) 2015-10-14

Family

ID=42299237

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020117030951A Active KR101560340B1 (ko) 2009-05-27 2010-05-24 포화가 적용된 정수 곱셈 연산 및 곱셈-덧셈 연산

Country Status (6)

Country Link
US (1) US8316071B2 (enExample)
EP (1) EP2435904B1 (enExample)
JP (1) JP5640081B2 (enExample)
KR (1) KR101560340B1 (enExample)
CN (1) CN102804128B (enExample)
WO (1) WO2010138432A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8838664B2 (en) * 2011-06-29 2014-09-16 Advanced Micro Devices, Inc. Methods and apparatus for compressing partial products during a fused multiply-and-accumulate (FMAC) operation on operands having a packed-single-precision format
US9489342B2 (en) 2012-12-24 2016-11-08 Intel Corporation Systems, methods, and computer program products for performing mathematical operations
US20160179530A1 (en) * 2014-12-23 2016-06-23 Elmoustapha Ould-Ahmed-Vall Instruction and logic to perform a vector saturated doubleword/quadword add
US9836278B2 (en) * 2015-05-29 2017-12-05 Huawei Technologies Co., Ltd. Floating point computation apparatus and method
EP4418136A3 (en) 2016-10-20 2024-11-20 INTEL Corporation Systems, apparatuses, and methods for fused multiply add
US11327718B2 (en) * 2020-03-19 2022-05-10 Kabushiki Kaisha Toshiba Arithmetic circuitry for power-efficient multiply-add operations
US11720328B2 (en) * 2020-06-26 2023-08-08 Advanced Micro Devices, Inc. Processing unit with small footprint arithmetic logic unit
CN111610955B (zh) * 2020-06-28 2022-06-03 中国人民解放军国防科技大学 一种数据饱和加打包处理部件、芯片及设备
KR102258566B1 (ko) * 2021-03-22 2021-06-01 리벨리온 주식회사 프로세싱 엘리먼트, 이의 동작 방법, 및 이를 포함하는 가속기
CN116257207B (zh) * 2022-09-08 2023-10-03 重庆位图信息技术有限公司 一种数据截位方法、模块、计算机设备及存储介质
CN116155481B (zh) * 2023-02-24 2025-05-13 长沙理工大学 一种sm3算法的数据加密实现方法和装置

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6211933A (ja) * 1985-07-09 1987-01-20 Nec Corp 演算回路
US5623434A (en) * 1994-07-27 1997-04-22 Chromatic Research, Inc. Structure and method of using an arithmetic and logic unit for carry propagation stage of a multiplier
US5742840A (en) * 1995-08-16 1998-04-21 Microunity Systems Engineering, Inc. General purpose, multiple precision parallel operation, programmable media processor
US5953241A (en) * 1995-08-16 1999-09-14 Microunity Engeering Systems, Inc. Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction
JP3710193B2 (ja) * 1996-03-11 2005-10-26 沖電気工業株式会社 積和演算回路
JPH1173408A (ja) * 1997-08-29 1999-03-16 Internatl Business Mach Corp <Ibm> 演算処理システム及び演算処理方法
US6223198B1 (en) * 1998-08-14 2001-04-24 Advanced Micro Devices, Inc. Method and apparatus for multi-function arithmetic
US7882165B2 (en) * 2003-12-29 2011-02-01 Xilinx, Inc. Digital signal processing element having an arithmetic logic unit
US7870182B2 (en) * 2003-12-29 2011-01-11 Xilinx Inc. Digital signal processing circuit having an adder circuit with carry-outs
US7428566B2 (en) * 2004-11-10 2008-09-23 Nvidia Corporation Multipurpose functional unit with multiply-add and format conversion pipeline
US20060101244A1 (en) * 2004-11-10 2006-05-11 Nvidia Corporation Multipurpose functional unit with combined integer and floating-point multiply-add pipeline
WO2006059267A2 (en) 2004-12-01 2006-06-08 Koninklijke Philips Electronics N.V. Electronic device having multi operand arithmetic circuitry
US7716266B2 (en) * 2005-02-01 2010-05-11 International Business Machines Corporation Common shift-amount calculation for binary and hex floating point
JP2006227939A (ja) * 2005-02-17 2006-08-31 Matsushita Electric Ind Co Ltd 演算装置
CN100410873C (zh) * 2005-04-12 2008-08-13 威盛电子股份有限公司 分离饱和加减功能以改善处理器管线的关键执行阶段时程
US8082287B2 (en) * 2006-01-20 2011-12-20 Qualcomm Incorporated Pre-saturating fixed-point multiplier

Also Published As

Publication number Publication date
WO2010138432A1 (en) 2010-12-02
US20100306301A1 (en) 2010-12-02
CN102804128B (zh) 2015-08-19
KR20120017457A (ko) 2012-02-28
EP2435904A1 (en) 2012-04-04
EP2435904B1 (en) 2016-05-04
JP2012528391A (ja) 2012-11-12
JP5640081B2 (ja) 2014-12-10
US8316071B2 (en) 2012-11-20
CN102804128A (zh) 2012-11-28

Similar Documents

Publication Publication Date Title
KR101560340B1 (ko) 포화가 적용된 정수 곱셈 연산 및 곱셈-덧셈 연산
US9582248B2 (en) Standalone floating-point conversion unit
US8694572B2 (en) Decimal floating-point fused multiply-add unit
US5148386A (en) Adder-subtracter for signed absolute values
US7962543B2 (en) Division with rectangular multiplier supporting multiple precisions and operand types
JPH0612229A (ja) 乗累算回路
KR101718817B1 (ko) 부동 소수점 데이터와 정수형 데이터 간의 변환장치 및 그 방법
US20100125621A1 (en) Arithmetic processing device and methods thereof
CN109901813B (zh) 一种浮点运算装置及方法
US6205462B1 (en) Digital multiply-accumulate circuit that can operate on both integer and floating point numbers simultaneously
EP3647939A1 (en) Arithmetic processing apparatus and controlling method therefor
TWI776213B (zh) 用於將輸入集相乘之硬體電路及方法，以及非暫時性機器可讀儲存裝置
JP2010238011A (ja) ベクトル乗算処理装置および方法ならびにプログラム
JP2722858B2 (ja) 開平演算装置
US7401107B2 (en) Data processing apparatus and method for converting a fixed point number to a floating point number
JP2511527B2 (ja) 浮動小数点演算器
JP3306497B2 (ja) 浮動小数点乗算器における丸め回路
JP3137131B2 (ja) 浮動小数点乗算器及び乗算方法
Gonzalez-Navarro et al. A binary integer decimal-based multiplier for decimal floating-point arithmetic
US8095587B2 (en) Performing rounding in an arithmetic operation
JPS6285333A (ja) 浮動小数点乗算器丸め処理方式
JP3803653B2 (ja) 乗算処理装置
EP3289445B1 (en) Floating point computation apparatus and method
JPH10333886A (ja) 浮動小数点の乗算回路
JPH04358224A (ja) 開平演算装置

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20111223

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20150520

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20150520

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20150716

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20151007

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20151008

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20180918

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20180918

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20200928

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20210915

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20241002

Start annual number: 10

End annual number: 10