KR101133149B1 - 나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법 - Google Patents

나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법 Download PDF

Info

Publication number
KR101133149B1
KR101133149B1 KR1020100056106A KR20100056106A KR101133149B1 KR 101133149 B1 KR101133149 B1 KR 101133149B1 KR 1020100056106 A KR1020100056106 A KR 1020100056106A KR 20100056106 A KR20100056106 A KR 20100056106A KR 101133149 B1 KR101133149 B1 KR 101133149B1
Authority
KR
South Korea
Prior art keywords
layer
charge trapping
trapping layer
memory device
charge
Prior art date
Application number
KR1020100056106A
Other languages
English (en)
Korean (ko)
Other versions
KR20110136238A (ko
Inventor
김태근
안호명
Original Assignee
고려대학교 산학협력단
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 고려대학교 산학협력단 filed Critical 고려대학교 산학협력단
Priority to KR1020100056106A priority Critical patent/KR101133149B1/ko
Priority to PCT/KR2010/008324 priority patent/WO2011159001A1/fr
Publication of KR20110136238A publication Critical patent/KR20110136238A/ko
Application granted granted Critical
Publication of KR101133149B1 publication Critical patent/KR101133149B1/ko

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40117Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/4234Gate electrodes for transistors with charge trapping gate insulator
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/511Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66833Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
KR1020100056106A 2010-06-14 2010-06-14 나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법 KR101133149B1 (ko)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020100056106A KR101133149B1 (ko) 2010-06-14 2010-06-14 나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법
PCT/KR2010/008324 WO2011159001A1 (fr) 2010-06-14 2010-11-24 Dispositif de mémoire non volatile comprenant une couche de piégeage de charge dans un nanomotif, et son procédé de fabrication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020100056106A KR101133149B1 (ko) 2010-06-14 2010-06-14 나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법

Publications (2)

Publication Number Publication Date
KR20110136238A KR20110136238A (ko) 2011-12-21
KR101133149B1 true KR101133149B1 (ko) 2012-07-11

Family

ID=45348373

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020100056106A KR101133149B1 (ko) 2010-06-14 2010-06-14 나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법

Country Status (2)

Country Link
KR (1) KR101133149B1 (fr)
WO (1) WO2011159001A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9761546B2 (en) 2015-10-19 2017-09-12 Taiwan Semiconductor Manufacturing Co., Ltd. Trap layer substrate stacking technique to improve performance for RF devices

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100550452B1 (ko) 2004-10-19 2006-02-08 한국과학기술원 정배열된 금속 나노점을 이용한 다중비트 비휘발성 메모리소자 및 그 제조 방법
US20080268288A1 (en) 2005-05-10 2008-10-30 The Regents Of The University Of California, A Corporation Of California Spinodally Patterned Nanostructures

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20060005177A (ko) * 2004-07-12 2006-01-17 매그나칩 반도체 유한회사 비휘발성 메모리 소자의 게이트 전극 및 그 형성방법
KR20080112609A (ko) * 2007-06-21 2008-12-26 삼성전자주식회사 저항성 메모리 소자 및 그 제조 방법
KR100890210B1 (ko) * 2007-08-29 2009-03-25 고려대학교 산학협력단 비휘발성 메모리 소자 및 이를 제조하는 방법
KR100871605B1 (ko) * 2007-08-30 2008-12-02 고려대학교 산학협력단 멀티 비트 프로그램이 가능한 비휘발성 메모리 소자 및이를 제조하는 방법

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100550452B1 (ko) 2004-10-19 2006-02-08 한국과학기술원 정배열된 금속 나노점을 이용한 다중비트 비휘발성 메모리소자 및 그 제조 방법
US20080268288A1 (en) 2005-05-10 2008-10-30 The Regents Of The University Of California, A Corporation Of California Spinodally Patterned Nanostructures

Also Published As

Publication number Publication date
KR20110136238A (ko) 2011-12-21
WO2011159001A1 (fr) 2011-12-22

Similar Documents

Publication Publication Date Title
KR100480645B1 (ko) 역자기 정합 방식을 이용한 트윈―ono 형태의sonos 메모리 소자 제조 방법
JP5696960B2 (ja) 縦型チャネルメモリーとその製造方法および稼働方法
JP4927550B2 (ja) 不揮発性メモリデバイス、不揮発性メモリデバイスを製造する方法、および不揮発性メモリアレイ
JP2006521024A (ja) 多ビット不揮発性記憶デバイス及びその形成方法
JP2011507230A (ja) メモリセルおよびその製造方法
JP2003258128A (ja) 不揮発性半導体記憶装置およびその製造方法ならびにその動作方法
TW201637201A (zh) 非揮發性記憶體元件及其製作方法
US20040145009A1 (en) Non-volatile memory device having dual gate and method of forming the same
CN110168730A (zh) 形成在凹陷衬底上的分裂栅极闪存单元
KR100499151B1 (ko) 비휘발성 메모리 소자 및 그 제조 방법
JP6998267B2 (ja) 半導体装置およびその製造方法
JP2018006694A (ja) 半導体装置およびその製造方法
KR101463782B1 (ko) 문턱전압 스위칭 물질을 이용한 비휘발성 메모리 소자 및 그 제조 방법
KR101133149B1 (ko) 나노 패턴이 형성된 전하 포획층을 포함하는 비휘발성 메모리 소자 및 그 제조하는 방법
US9425044B2 (en) Composite spacer for silicon nanocrystal memory storage
KR100890210B1 (ko) 비휘발성 메모리 소자 및 이를 제조하는 방법
JPWO2008069325A1 (ja) 半導体記憶装置および半導体装置
KR100604189B1 (ko) 단일 분리게이트 구조의 메모리 소자 및 그제조방법
KR100871605B1 (ko) 멀티 비트 프로그램이 가능한 비휘발성 메모리 소자 및이를 제조하는 방법
KR100869745B1 (ko) 반도체소자 및 그의 제조 방법
JP2009188406A (ja) 第1および第2の材料のラインの交互配列を有するフローティングゲートの形成方法
KR100868031B1 (ko) 비휘발성 메모리 소자 및 이를 제조하는 방법
KR100890211B1 (ko) 나노 임프린팅 방식을 이용한 비휘발성 메모리 소자 제조방법
KR100606535B1 (ko) 플래시 메모리 제조방법
KR100604187B1 (ko) 플래시 메모리 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20150108

Year of fee payment: 4

FPAY Annual fee payment

Payment date: 20170109

Year of fee payment: 6

FPAY Annual fee payment

Payment date: 20180108

Year of fee payment: 7

FPAY Annual fee payment

Payment date: 20190211

Year of fee payment: 8

FPAY Annual fee payment

Payment date: 20200128

Year of fee payment: 9