KR101098439B1 - 반도체 소자의 트리플 게이트 형성방법 - Google Patents
반도체 소자의 트리플 게이트 형성방법 Download PDFInfo
- Publication number
- KR101098439B1 KR101098439B1 KR1020080100229A KR20080100229A KR101098439B1 KR 101098439 B1 KR101098439 B1 KR 101098439B1 KR 1020080100229 A KR1020080100229 A KR 1020080100229A KR 20080100229 A KR20080100229 A KR 20080100229A KR 101098439 B1 KR101098439 B1 KR 101098439B1
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- semiconductor device
- triple gate
- layer
- trenches
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 102
- 239000004065 semiconductor Substances 0.000 title claims abstract description 45
- 238000005530 etching Methods 0.000 claims abstract description 39
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 230000003647 oxidation Effects 0.000 claims description 8
- 238000007254 oxidation reaction Methods 0.000 claims description 8
- 230000001681 protective effect Effects 0.000 claims description 7
- 239000000460 chlorine Substances 0.000 claims description 6
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 claims description 5
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 claims description 3
- 229910052801 chlorine Inorganic materials 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 230000004888 barrier function Effects 0.000 claims description 2
- 229910052736 halogen Inorganic materials 0.000 claims description 2
- 150000002367 halogens Chemical class 0.000 claims description 2
- 238000002161 passivation Methods 0.000 claims 3
- 229910019142 PO4 Inorganic materials 0.000 claims 1
- 238000010438 heat treatment Methods 0.000 claims 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-K phosphate Chemical compound [O-]P([O-])([O-])=O NBIIXXVUZAFLBC-UHFFFAOYSA-K 0.000 claims 1
- 239000010452 phosphate Substances 0.000 claims 1
- 238000001020 plasma etching Methods 0.000 abstract description 5
- 230000006866 deterioration Effects 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 35
- 230000005684 electric field Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 230000007547 defect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910017855 NH 4 F Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 150000005837 radical ions Chemical class 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
- 230000003313 weakening effect Effects 0.000 description 1
- 238000009279 wet oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
Abstract
Description
Claims (22)
- 지지기판, 매몰 절연층 및 반도체층으로 이루어진 기판을 준비하는 단계;증기식각공정으로 상기 반도체층을 식각하여 서로 이격된 제1 및 제2 트렌치를 형성하는 단계;상기 제1 및 제2 트렌치 내부면에 보호막을 형성하는 단계;상기 제1 및 제2 트렌치 내부면에 형성된 상기 보호막을 포함하는 상기 기판의 상면에 게이트 절연막을 형성하는 단계; 및상기 게이트 절연막 상에 게이트 도전막을 형성하는 단계;를 포함하는 반도체 소자의 트리플 게이트 형성방법.
- 제 1 항에 있어서,상기 증기식각공정은 염화수소(HCl) 또는 염소(Cl2)를 사용하여 실시하는 반도체 소자의 트리플 게이트 형성방법.
- 제 2 항에 있어서,상기 증기식각공정은 600~1100℃의 온도에서 실시하는 반도체 소자의 트리플 게이트 형성방법.
- 제 3 항에 있어서,상기 증기식각공정시 열원은 할로겐 램프(halogen ramp)를 이용한 금속열처리방식 또는 히터(heater)를 이용한 방식으로 얻어지는 반도체 소자의 트리플 게이트 형성방법.
- 제 3 항에 있어서,상기 증기식각공정은 0.01~760Torr의 압력에서 실시하는 반도체 소자의 트리플 게이트 형성방법.
- 제 2 항에 있어서,상기 게이트 도전막은 상기 제1 및 제2 트렌치를 가로지르는 방향으로 형성하는 반도체 소자의 트리플 게이트 형성방법.
- 제 2 항에 있어서,상기 기판을 준비하는 단계 후,상기 기판 상에 완충막과 하드 마스크를 형성하는 단계; 및상기 하드 마스크 및 상기 완충막을 식각하여 하드 마스크 패턴 및 완충막 패턴을 형성하는 단계를 더 포함하는 반도체 소자의 트리플 게이트 형성방법.
- 제 7 항에 있어서,상기 증기식각공정은 상기 하드 마스크 패턴을 식각 장벽층으로 이용하는 반도체 소자의 트리플 게이트 형성방법.
- 삭제
- 제 1 항에 있어서,상기 보호막은 열산화공정으로 형성하는 반도체 소자의 트리플 게이트 형성방법.
- 제 10 항에 있어서,상기 보호막은 100~1000Å의 두께로 형성하는 반도체 소자의 트리플 게이트 형성방법.
- 제 7 항에 있어서,상기 보호막을 형성하는 단계 후,상기 하드 마스크 패턴과 상기 완충막 패턴을 제거하는 단계를 더 포함하는 반도체 소자의 트리플 게이트 형성방법.
- 제 12 항에 있어서,상기 하드 마스크 패턴을 제거하는 단계는 인산용액을 사용하는 반도체 소자의 트리플 게이트 형성방법.
- 제 12 항에 있어서,상기 완충막 패턴을 제거하는 단계는 BOE(Buffered Oxide Etchant) 용액 또는 DHF(Diluted HF) 용액을 사용하는 반도체 소자의 트리플 게이트 형성방법.
- 제 2 항에 있어서,상기 제1 및 제2 트렌치를 형성하는 단계는 상기 매몰 절연층이 노출되도록 실시하는 반도체 소자의 트리플 게이트 형성방법.
- 제 2 항에 있어서,상기 반도체층은 300 내지 1000Å의 두께로 형성된 반도체 소자의 트리플 게이트 형성방법.
- 제 2 항에 있어서,상기 매몰 절연층은 100~1000Å의 두께로 형성된 반도체 소자의 트리플 게이트 형성방법.
- 지지기판, 매몰 절연층 및 반도체층으로 이루어진 기판을 준비하는 단계;식각공정으로 상기 반도체층을 식각하여 상기 매몰 절연층이 노출되며, 경사면을 가지는 제1 및 제2 트렌치를 형성하는 단계;상기 제1 및 제2 트렌치를 포함하는 상기 기판의 상면에 게이트 절연막을 형성하는 단계; 및상기 게이트 절연막 상에 게이트 도전막을 형성하는 단계;를 포함하는 반도체 소자의 트리플 게이트 형성방법.
- 제 18 항에 있어서,상기 식각은 증기식각공정을 사용하여 실시하는 반도체 소자의 트리플 게이트 형성방법.
- 제 19 항에 있어서,상기 증기식각공정은 염화수소(HCl) 또는 염소(Cl2)를 사용하여 실시하는 반도체 소자의 트리플 게이트 형성방법.
- 제 18 항에 있어서,상기 기판을 준비하는 단계 후,상기 기판 상에 완충막과 하드 마스크를 형성하는 단계; 및상기 하드 마스크 및 상기 완충막을 식각하여 하드 마스크 패턴 및 완충막 패턴을 형성하는 단계;를 더 포함하는 반도체 소자의 트리플 게이트 형성방법.
- 제 18 항에 있어서,상기 제1 및 제2 트렌치를 형성하는 단계 후, 상기 제1 및 제2 트렌치 내부면에 보호막을 형성하는 단계를 더 포함하는 반도체 소자의 트리플 게이트 형성방법.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080100229A KR101098439B1 (ko) | 2008-10-13 | 2008-10-13 | 반도체 소자의 트리플 게이트 형성방법 |
CN2009101407781A CN101604628B (zh) | 2008-06-11 | 2009-05-15 | 形成半导体器件的栅极的方法 |
CN201110308347.9A CN102361011B (zh) | 2008-06-11 | 2009-05-15 | 形成半导体器件的栅极的方法 |
US12/468,325 US8557694B2 (en) | 2008-06-11 | 2009-05-19 | Method for forming gate of semiconductor device |
JP2009131810A JP5506248B2 (ja) | 2008-06-11 | 2009-06-01 | 半導体素子のトリプルゲート形成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080100229A KR101098439B1 (ko) | 2008-10-13 | 2008-10-13 | 반도체 소자의 트리플 게이트 형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20100041180A KR20100041180A (ko) | 2010-04-22 |
KR101098439B1 true KR101098439B1 (ko) | 2011-12-26 |
Family
ID=42216964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020080100229A KR101098439B1 (ko) | 2008-06-11 | 2008-10-13 | 반도체 소자의 트리플 게이트 형성방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101098439B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102280266B1 (ko) | 2014-08-29 | 2021-07-22 | 삼성디스플레이 주식회사 | 박막 트랜지스터 어레이 기판 및 이를 채용한 유기 발광 표시 장치 |
-
2008
- 2008-10-13 KR KR1020080100229A patent/KR101098439B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20100041180A (ko) | 2010-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8338909B2 (en) | Two-Step STI formation process | |
US10134639B2 (en) | Semiconductor structure having contact holes between sidewall spacers | |
JP2007299951A (ja) | 半導体装置およびその製造方法 | |
US9627269B2 (en) | Transistor and fabrication method thereof | |
KR101016349B1 (ko) | 반도체 소자의 트리플 게이트 형성방법 및 이를 이용하여 구현된 반도체 소자의 트리플 게이트 | |
JP4221420B2 (ja) | 半導体装置の製造方法 | |
KR100691011B1 (ko) | 반도체 소자의 제조방법 | |
KR20060121883A (ko) | 분리 영역을 갖는 반도체 디바이스를 형성하기 위한 방법 | |
KR100714288B1 (ko) | 핀 트랜지스터 제조 방법 | |
US8557694B2 (en) | Method for forming gate of semiconductor device | |
KR20000013397A (ko) | 트렌치 격리 형성 방법 | |
KR101098439B1 (ko) | 반도체 소자의 트리플 게이트 형성방법 | |
CN107958933B (zh) | 半导体装置及其制造方法 | |
KR101016351B1 (ko) | 반도체 소자의 리세스 게이트 형성방법 | |
EP1843397A1 (en) | Semiconductor device | |
KR100672761B1 (ko) | 콘택 플러그 형성방법 | |
KR100629694B1 (ko) | 반도체 소자 제조 방법 | |
KR20030000129A (ko) | 반도체소자의 소자분리절연막 형성방법 | |
KR100770455B1 (ko) | 반도체소자의 제조방법 | |
KR101026481B1 (ko) | 반도체 소자의 제조방법 | |
KR20070071102A (ko) | 서로 다른 두께의 측벽산화막을 갖는 트랜치 소자분리막형성방법 | |
KR20060057162A (ko) | 반도체 소자의 제조방법 | |
KR20030004545A (ko) | 반도체 소자의 쉘로우 트렌치 소자분리막 형성 방법 | |
KR20040037875A (ko) | 보더레스 콘택홀 형성방법 | |
KR20050003539A (ko) | 플래시 메모리 소자의 플로팅 게이트 형성 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E90F | Notification of reason for final refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20141119 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20151118 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20161118 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20171117 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20181120 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20191119 Year of fee payment: 9 |