KR100835780B1 - 반도체 장치의 소자분리막 형성 방법 - Google Patents
반도체 장치의 소자분리막 형성 방법 Download PDFInfo
- Publication number
- KR100835780B1 KR100835780B1 KR1020010038412A KR20010038412A KR100835780B1 KR 100835780 B1 KR100835780 B1 KR 100835780B1 KR 1020010038412 A KR1020010038412 A KR 1020010038412A KR 20010038412 A KR20010038412 A KR 20010038412A KR 100835780 B1 KR100835780 B1 KR 100835780B1
- Authority
- KR
- South Korea
- Prior art keywords
- well region
- trench
- oxide film
- semiconductor substrate
- forming
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000002955 isolation Methods 0.000 title claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 238000005530 etching Methods 0.000 claims abstract description 17
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 17
- 150000004767 nitrides Chemical class 0.000 claims abstract description 16
- 229910052796 boron Inorganic materials 0.000 claims abstract description 15
- 238000005468 ion implantation Methods 0.000 claims abstract description 12
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims abstract description 10
- 150000002500 ions Chemical class 0.000 claims abstract description 8
- 239000012535 impurity Substances 0.000 claims abstract description 6
- 238000000151 deposition Methods 0.000 claims abstract description 3
- 238000000059 patterning Methods 0.000 claims abstract description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 238000000206 photolithography Methods 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 abstract description 5
- 238000000137 annealing Methods 0.000 abstract description 4
- 238000005204 segregation Methods 0.000 abstract description 2
- -1 boron ions Chemical class 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 1
- 150000001638 boron Chemical class 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Element Separation (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (13)
- 제 1 웰 영역과 제 2 웰 영역이 규정된 반도체 기판 상부에 패드 산화막 및 패드 질화막을 형성하는 단계;상기 제 1 웰 영역과 상기 제 2 웰 영역 사이의 상기 패드 질화막, 상기 패드 산화막 및 상기 반도체 기판을 식각하여 트랜치를 형성하는 단계;상기 전체 구조 상부에 제 1 산화막을 형성하는 단계;상기 트랜치 내부를 완전히 채우도록 포토레지스트층을 증착한 후 트랜치의 절반부를 포함하여 제 1 웰 영역만을 덮도록 패터닝하는 단계;상기 포토레지스트층을 마스크로 사용하여 제 2 웰 영역의 제 1산화막을 식각하여 상기 제 2 웰 영역의 트랜치의 측벽에 상기 제 1 산화막을 남기고 트랜치 바닥의 반도체 기판을 노출시키는 단계;상기 트랜치 바닥에 노출된 반도체 기판을 식각한 후 붕소 이온 주입을 실시하는 단계;상기 포토레지스트층, 상기 제 1 산화막, 상기 패드 질화막 및 상기 패드 산화막을 순차적으로 식각하는 단계;상기 트랜치 내부를 완전히 채우도록 제 2 산화막을 형성하는 단계; 및상기 제2 산화막에 대해 CMP 공정을 실시하여 평탄화시킨 후 상기 제 1 및 제 2 웰 영역에 불순물 이온 주입을 실시하여 N-웰 및 P-웰을 형성하는 단계를 포함하여 이루어지는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 1항에 있어서, 상기 패드 산화막은 140Å의 두께로, 상기 패드 질화막은 1000Å의 두께로 각각 형성되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 1항에 있어서, 상기 붕소 이온 주입 공정은 30keV의 전압에서 3.0 x 1013ions/cm3의 농도로 진행되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 1항에 있어서, 상기 제 1 산화막은 1500 내지 2000Å 의 두께로 형성되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 1항에 있어서, 상기 트랜치 바닥에 노출된 반도체 기판을 식각할 때 트랜치 바닥으로부터 2000Å의 깊이로 식각하는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 1항에 있어서, 상기 제 1 웰 영역은 N-형 웰 영역이며, 상기 제 2 웰 영역은 P-형 웰 영역인 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 6항에 있어서, 상기 N-형 웰 영역에는 제 1 접합 영역이 형성되고, 상기 P-형 웰 영역에는 제 2 접합 영역이 형성되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제 1 웰 영역과 제 2 웰 영역이 규정된 반도체 기판 상부에 패드 산화막 및 패드 질화막을 형성하는 단계;상기 제 1 웰 영역과 상기 제 2 웰 영역 사이의 상기 패드 질화막, 상기 패드 산화막 및 상기 반도체 기판을 식각하여 트랜치를 형성하는 단계;상기 전체 구조 상부에 제 1 산화막을 형성하는 단계;포토리소그라피 공정을 이용하여 상기 제 2 웰 영역에서 트랜치 바닥의 반도체 기판을 노출시키는 단계;상기 제 2 웰 영역의 트랜치 바닥에 노출된 반도체 기판을 식각한 후 붕소 이온 주입을 실시하는 단계; 및상기 트랜치 내부를 완전히 채우도록 제 2 산화막을 형성하는 단계를 포함하여 이루어지는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제8항에 있어서, 상기 패드 산화막은 140Å의 두께로, 상기 패드 질화막은 1000Å의 두께로 각각 형성되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제8항에 있어서, 상기 붕소 이온 주입 공정은 30keV의 전압에서 3.0 x 1013ions/cm3의 농도로 진행되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제8항에 있어서, 상기 제 1 산화막은 1500 내지 2000Å 의 두께로 형성되는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제8항에 있어서, 상기 트랜치 바닥에 노출된 반도체 기판을 식각할 때 트랜치 바닥으로부터 2000Å의 깊이로 식각하는 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
- 제8항에 있어서, 상기 제 1 웰 영역은 N-형 웰 영역이며, 상기 제 2 웰 영역은 P-형 웰 영역인 것을 특징으로 하는 반도체 장치의 소자분리막 형성 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010038412A KR100835780B1 (ko) | 2001-06-29 | 2001-06-29 | 반도체 장치의 소자분리막 형성 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010038412A KR100835780B1 (ko) | 2001-06-29 | 2001-06-29 | 반도체 장치의 소자분리막 형성 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030002712A KR20030002712A (ko) | 2003-01-09 |
KR100835780B1 true KR100835780B1 (ko) | 2008-06-05 |
Family
ID=27712411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020010038412A KR100835780B1 (ko) | 2001-06-29 | 2001-06-29 | 반도체 장치의 소자분리막 형성 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100835780B1 (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100974421B1 (ko) * | 2003-04-04 | 2010-08-05 | 매그나칩 반도체 유한회사 | 반도체 소자의 디자인 룰 개선방법 |
KR100972902B1 (ko) * | 2003-09-24 | 2010-07-28 | 주식회사 하이닉스반도체 | 반도체 메모리 소자의 소자분리막 제조방법 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10335483A (ja) * | 1997-05-30 | 1998-12-18 | Seiko Epson Corp | 半導体装置の製造方法 |
KR19990004114A (ko) * | 1997-06-27 | 1999-01-15 | 윤종용 | 에피층을 이용한 반도체 장치의 소자분리막 형성방법 |
JP2000357732A (ja) * | 1999-04-30 | 2000-12-26 | Internatl Business Mach Corp <Ibm> | 素子、半導体素子、トレンチ形成方法、半導体素子形成方法 |
US6228726B1 (en) * | 2000-03-06 | 2001-05-08 | Taiwan Semiconductor Manufacturing Company | Method to suppress CMOS device latchup and improve interwell isolation |
-
2001
- 2001-06-29 KR KR1020010038412A patent/KR100835780B1/ko active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10335483A (ja) * | 1997-05-30 | 1998-12-18 | Seiko Epson Corp | 半導体装置の製造方法 |
KR19990004114A (ko) * | 1997-06-27 | 1999-01-15 | 윤종용 | 에피층을 이용한 반도체 장치의 소자분리막 형성방법 |
JP2000357732A (ja) * | 1999-04-30 | 2000-12-26 | Internatl Business Mach Corp <Ibm> | 素子、半導体素子、トレンチ形成方法、半導体素子形成方法 |
US6228726B1 (en) * | 2000-03-06 | 2001-05-08 | Taiwan Semiconductor Manufacturing Company | Method to suppress CMOS device latchup and improve interwell isolation |
Also Published As
Publication number | Publication date |
---|---|
KR20030002712A (ko) | 2003-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1213757B1 (en) | Integrated circuits having adjacent p-type doped regions having shallow trench isolation structures without liner layers therebetween and methods of forming same | |
JP3691963B2 (ja) | 半導体装置及びその製造方法 | |
US6849518B2 (en) | Dual trench isolation using single critical lithographic patterning | |
US20070037359A1 (en) | Method of forming align key in well structure formation process and method of forming element isolation structure using the align key | |
KR100845103B1 (ko) | 반도체소자의 제조방법 | |
KR100672156B1 (ko) | 반도체 소자의 소자분리막 및 이의 형성방법 | |
US6946710B2 (en) | Method and structure to reduce CMOS inter-well leakage | |
KR101024734B1 (ko) | 반도체 소자 및 그 제조 방법 | |
KR100557548B1 (ko) | 반도체소자의 형성방법 | |
KR100835780B1 (ko) | 반도체 장치의 소자분리막 형성 방법 | |
JP3733252B2 (ja) | 半導体記憶装置及びその製造方法 | |
US8198161B2 (en) | Vertical transistor and method for forming the same | |
US7094644B2 (en) | Method for manufacturing a semiconductor device | |
KR100402100B1 (ko) | 반도체소자의 소자분리막 형성방법 및 그 구조 | |
CN113611654B (zh) | 降低浅沟槽隔离的高度差的制作方法 | |
WO1988004106A1 (en) | Apparatus and method for forming self-aligned trench isolation | |
KR100523606B1 (ko) | 반도체 제조 장치에서의 소자 분리 방법 | |
KR20010054164A (ko) | 듀얼 에스티아이(sti) 웰 형성방법 | |
KR101099564B1 (ko) | 바이폴라 접합 트랜지스터 및 그의 제조방법 | |
KR100518530B1 (ko) | 보더리스 콘택홀을 갖는 반도체 소자 및 그 제조방법 | |
JP2023087695A (ja) | ソース/ドレイン及びコンタクト開口の制御された寸法を有する小型化されたトランジスタ構造及び関連する製造方法 | |
KR101077057B1 (ko) | 바이폴라 접합 트랜지스터의 제조방법 | |
KR100266028B1 (ko) | 반도체장치 및 그 제조방법 | |
KR101022672B1 (ko) | 트렌치형 소자분리를 갖는 반도체소자 및 그의 제조 방법 | |
KR0144492B1 (ko) | 반도체 소자의 소자 분리 절연막 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130422 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20140421 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20150416 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20160418 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20170418 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20180418 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20190417 Year of fee payment: 12 |