KR100810797B1 - 데이터 기억 매체 및 ic 모듈 - Google Patents
데이터 기억 매체 및 ic 모듈 Download PDFInfo
- Publication number
- KR100810797B1 KR100810797B1 KR1020027000896A KR20027000896A KR100810797B1 KR 100810797 B1 KR100810797 B1 KR 100810797B1 KR 1020027000896 A KR1020027000896 A KR 1020027000896A KR 20027000896 A KR20027000896 A KR 20027000896A KR 100810797 B1 KR100810797 B1 KR 100810797B1
- Authority
- KR
- South Korea
- Prior art keywords
- module
- cover
- substrate
- data storage
- storage medium
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/0772—Physical layout of the record carrier
- G06K19/07728—Physical layout of the record carrier the record carrier comprising means for protection against impact or bending, e.g. protective shells or stress-absorbing layers around the integrated circuit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Credit Cards Or The Like (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Package Frames And Binding Bands (AREA)
- Adornments (AREA)
Abstract
Description
Claims (4)
- IC 모듈(an IC module)(3) - 상기 IC 모듈(3)은 아래에 특정되는 부품, 즉, 기판 수단(4)과, 상기 기판 수단(4)에 접속된 전도성 구조체(a conductor configuration)(5)와, 상기 기판 수단(4)에 접속된 IC(2)와, 상기 전도성 구조체(5)와 상기 IC(2) 사이의 접속 리드(connecting leads)(10, 11)와, 전기적 절연 물질의 커버(12)를 포함하되, 상기 커버(12)는 상기 IC(2), 상기 접속 리드(10,11), 상기 접속 리드(10, 11)에 전기적으로 접속되는 상기 전도성 구조체(5)의 일부(13, 14)를 피복함 - 과,상기 IC 모듈(3)이 휘거나 비틀어지는 경우에 상기 IC 모듈(3)의 적어도 일부의 손상에 대한 보호를 제공하는 보호 수단(20)을 구비한 데이터 기억 매체(a data carrier)에 있어서,상기 보호 수단(20)은 상기 IC 모듈(3)의 일부를 형성하고,상기 보호 수단(20)은 연성 물질(a ductile material)로 구성되고, 상기 커버(12) 내에 포함되는 층형 캡(a layer-shaped cap)에 의해서 상기 기판 수단(4)까지 형성되며,상기 보호 수단(20)은 망형 구조(net-like structure)를 가지는 캡(a cap)에 의해서 형성되는 데이터 기억 매체.
- 삭제
- 데이터 기억 매체(1)용 IC 모듈(3) - 상기 IC 모듈(3)은 아래에 특정되는 부품, 즉, 기판 수단(4)과, 상기 기판 수단(4)에 접속된 전도성 구조체(a conductor configuration)(5)와, 상기 기판 수단에 접속된 IC(2)와, 상기 전도성 구조체(5)와 상기 IC(2) 사이의 접속 리드(connecting leads)(10, 11), 전기적 절연 물질의 커버(12)를 포함하며, 상기 커버(12)는 상기 IC(2)와, 상기 접속 리드(10, 11), 상기 접속 리드(10, 11)에 전기적으로 접속되는 상기 전도성 구조체(5)의 일부(13, 14)를 피복함 - 에 있어서,상기 IC 모듈(3)은 상기 IC 모듈(3)이 휘거나 비틀어지는 경우에 상기 IC 모듈(3)의 적어도 일부의 손상에 대한 보호를 제공하는 보호 수단(20)을 구비하고,상기 보호 수단(20)은 연성의 물질로 구성되고, 상기 커버(12) 내에 포함되는 층형 캡에 의해서 상기 기판 수단(4)까지 형성되며,상기 보호 수단(20)은 망형 구조(net-like structure)를 가지는 캡(a cap)에 의해서 형성되는 IC 모듈.
- 삭제
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00890164.7 | 2000-05-23 | ||
EP00890164 | 2000-05-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20020021159A KR20020021159A (ko) | 2002-03-18 |
KR100810797B1 true KR100810797B1 (ko) | 2008-03-06 |
Family
ID=8175934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020027000896A KR100810797B1 (ko) | 2000-05-23 | 2001-05-01 | 데이터 기억 매체 및 ic 모듈 |
Country Status (8)
Country | Link |
---|---|
US (1) | US6657294B2 (ko) |
EP (1) | EP1290631B1 (ko) |
JP (1) | JP2003534614A (ko) |
KR (1) | KR100810797B1 (ko) |
CN (1) | CN1193317C (ko) |
AT (1) | ATE422691T1 (ko) |
DE (1) | DE60137628D1 (ko) |
WO (1) | WO2001091047A1 (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2467393C2 (ru) * | 2008-02-22 | 2012-11-20 | Топпан Принтинг Ко., Лтд. | Транспондер и буклет |
TWI453677B (zh) * | 2011-12-01 | 2014-09-21 | Mutual Pak Technology Co Ltd | 射頻識別標籤與具有其之衣物 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4746392A (en) * | 1982-12-28 | 1988-05-24 | Gao Gesellschaft Fur Automation Und Organisation Mbh | Method for producing an identification card with an integrated circuit |
US4961105A (en) | 1986-02-06 | 1990-10-02 | Hitachi Maxell, Ltd | Arrangement of a semiconductor device for use in a card |
EP0766197A1 (en) * | 1995-04-13 | 1997-04-02 | Dai Nippon Printing Co., Ltd. | Ic card and ic module |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0211360B1 (en) | 1985-07-27 | 1993-09-29 | Dai Nippon Insatsu Kabushiki Kaisha | Ic card |
US5436203A (en) * | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
TW368745B (en) * | 1994-08-15 | 1999-09-01 | Citizen Watch Co Ltd | Semiconductor device with IC chip highly secured |
US6075289A (en) * | 1996-10-24 | 2000-06-13 | Tessera, Inc. | Thermally enhanced packaged semiconductor assemblies |
US6157085A (en) * | 1998-04-07 | 2000-12-05 | Citizen Watch Co., Ltd. | Semiconductor device for preventing exfoliation from occurring between a semiconductor chip and a resin substrate |
US5977626A (en) * | 1998-08-12 | 1999-11-02 | Industrial Technology Research Institute | Thermally and electrically enhanced PBGA package |
DE19844965A1 (de) * | 1998-09-30 | 2000-04-13 | Siemens Ag | Chipkartenmodul und Chipkarte |
US6329228B1 (en) * | 1999-04-28 | 2001-12-11 | Citizen Watch Co., Ltd. | Semiconductor device and method of fabricating the same |
-
2001
- 2001-05-01 KR KR1020027000896A patent/KR100810797B1/ko active IP Right Grant
- 2001-05-01 AT AT01931682T patent/ATE422691T1/de not_active IP Right Cessation
- 2001-05-01 JP JP2001587361A patent/JP2003534614A/ja not_active Withdrawn
- 2001-05-01 EP EP01931682A patent/EP1290631B1/en not_active Expired - Lifetime
- 2001-05-01 WO PCT/EP2001/004930 patent/WO2001091047A1/en active Application Filing
- 2001-05-01 CN CNB018019714A patent/CN1193317C/zh not_active Expired - Lifetime
- 2001-05-01 DE DE60137628T patent/DE60137628D1/de not_active Expired - Lifetime
- 2001-05-23 US US09/863,565 patent/US6657294B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4746392A (en) * | 1982-12-28 | 1988-05-24 | Gao Gesellschaft Fur Automation Und Organisation Mbh | Method for producing an identification card with an integrated circuit |
US4961105A (en) | 1986-02-06 | 1990-10-02 | Hitachi Maxell, Ltd | Arrangement of a semiconductor device for use in a card |
EP0766197A1 (en) * | 1995-04-13 | 1997-04-02 | Dai Nippon Printing Co., Ltd. | Ic card and ic module |
Also Published As
Publication number | Publication date |
---|---|
DE60137628D1 (de) | 2009-03-26 |
WO2001091047A1 (en) | 2001-11-29 |
US6657294B2 (en) | 2003-12-02 |
EP1290631B1 (en) | 2009-02-11 |
US20020020900A1 (en) | 2002-02-21 |
JP2003534614A (ja) | 2003-11-18 |
CN1193317C (zh) | 2005-03-16 |
ATE422691T1 (de) | 2009-02-15 |
KR20020021159A (ko) | 2002-03-18 |
CN1386244A (zh) | 2002-12-18 |
EP1290631A1 (en) | 2003-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5786626A (en) | Thin radio frequency transponder with leadframe antenna structure | |
US7679174B1 (en) | Semiconductor device and memory card using the same | |
US7719846B2 (en) | Plated module for an IC card | |
CN100417038C (zh) | 用作电子标签的输入装置及其制造方法 | |
US5965867A (en) | Data medium incorporating integrated circuits | |
EP1008951B1 (en) | Ic card | |
JPH0643158B2 (ja) | Icモジュ−ル付識別カ−ド | |
JP4289689B2 (ja) | Icカード及びその製造方法 | |
US6778407B2 (en) | Portable data carrier | |
KR100582497B1 (ko) | 정전기 방전 보호 패턴을 포함하는 인쇄회로기판을 갖는 메모리 카드 | |
JPH0352255A (ja) | 回路基板及び半導体素子の実装方法 | |
KR100810797B1 (ko) | 데이터 기억 매체 및 ic 모듈 | |
US20080002379A1 (en) | Secure Electronic Entity Such as a Passport | |
US7208822B1 (en) | Integrated circuit device, electronic module for chip cards using said device and method for making same | |
JP4028164B2 (ja) | Icカード | |
US20060192276A1 (en) | Integrated circuit and wireless IC tag | |
AU653610B2 (en) | Semiconductor device | |
JPH11316811A (ja) | データキャリア装置 | |
KR100475340B1 (ko) | 리드온칩패키지 | |
JP3016663B2 (ja) | 半導体装置 | |
JPH026188A (ja) | Icカードおよびicモジュール | |
KR0139934Y1 (ko) | 아이씨 카드 | |
JPH0542791A (ja) | Icカード | |
JPH02293197A (ja) | Icモジュール | |
JPH07108789A (ja) | Icカード用モジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
N231 | Notification of change of applicant | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130819 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20140203 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20150130 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20160127 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20170201 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20180201 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20190129 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20200129 Year of fee payment: 13 |