KR100755247B1 - 클록 발생기와 양방향 클록 핀 장치를 구비한 다중 클록집적 회로 - Google Patents

클록 발생기와 양방향 클록 핀 장치를 구비한 다중 클록집적 회로 Download PDF

Info

Publication number
KR100755247B1
KR100755247B1 KR1020027003457A KR20027003457A KR100755247B1 KR 100755247 B1 KR100755247 B1 KR 100755247B1 KR 1020027003457 A KR1020027003457 A KR 1020027003457A KR 20027003457 A KR20027003457 A KR 20027003457A KR 100755247 B1 KR100755247 B1 KR 100755247B1
Authority
KR
South Korea
Prior art keywords
clock
integrated circuit
clock signal
mode
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020027003457A
Other languages
English (en)
Korean (ko)
Other versions
KR20020029437A (ko
Inventor
알빈데이비드로렌스
Original Assignee
톰슨 라이센싱
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 톰슨 라이센싱 filed Critical 톰슨 라이센싱
Publication of KR20020029437A publication Critical patent/KR20020029437A/ko
Application granted granted Critical
Publication of KR100755247B1 publication Critical patent/KR100755247B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1731—Optimisation thereof
    • H03K19/1732—Optimisation thereof by limitation or reduction of the pin/gate ratio
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/22—Means for limiting or controlling the pin/gate ratio
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0016—Inter-integrated circuit (I2C)

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Microcomputers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
KR1020027003457A 1999-09-15 2000-09-15 클록 발생기와 양방향 클록 핀 장치를 구비한 다중 클록집적 회로 Expired - Fee Related KR100755247B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15409899P 1999-09-15 1999-09-15
US60/154,098 1999-09-15

Publications (2)

Publication Number Publication Date
KR20020029437A KR20020029437A (ko) 2002-04-18
KR100755247B1 true KR100755247B1 (ko) 2007-09-06

Family

ID=22549996

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020027003457A Expired - Fee Related KR100755247B1 (ko) 1999-09-15 2000-09-15 클록 발생기와 양방향 클록 핀 장치를 구비한 다중 클록집적 회로

Country Status (9)

Country Link
US (1) US6639422B1 (enExample)
EP (1) EP1212835B1 (enExample)
JP (1) JP2003509783A (enExample)
KR (1) KR100755247B1 (enExample)
CN (1) CN1196266C (enExample)
AU (1) AU7495600A (enExample)
DE (1) DE60034581T2 (enExample)
MX (1) MXPA02002581A (enExample)
WO (1) WO2001020784A1 (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100414867B1 (ko) * 2001-12-29 2004-01-13 주식회사 하이닉스반도체 저잡음 내장형 클럭생성기를 구비한 마이크로 컨트롤러 및그를 탑재한 시스템
AU2002229714A1 (en) * 2002-01-18 2003-07-30 Mentor Graphics (Holdings) Ltd. System and method of clocking an ip core during a debugging operation
US6650163B1 (en) * 2002-08-08 2003-11-18 International Business Machines Corporation Clock generator for integrated circuit
US7489362B2 (en) 2003-03-04 2009-02-10 Broadcom Corporation Television functionality on a chip
US7532648B2 (en) * 2003-08-14 2009-05-12 Broadcom Corporation System and method using an I/O multiplexer module
US7284170B2 (en) 2004-01-05 2007-10-16 Texas Instruments Incorporated JTAG circuit transferring data between devices on TMS terminals
CN100334521C (zh) * 2004-02-28 2007-08-29 鸿富锦精密工业（深圳）有限公司 时钟管理系统及方法
US7519111B2 (en) * 2004-03-15 2009-04-14 Texas Instruments Incorporated Apparatus and method for providing system and test clock signals to an integrated circuit on a single pin
US7555670B2 (en) * 2005-10-26 2009-06-30 Intel Corporation Clocking architecture using a bidirectional clock port
CN100397381C (zh) * 2006-07-12 2008-06-25 北京中星微电子有限公司 一种复用管脚工作模式的自动切换装置
WO2008026177A1 (en) * 2006-08-31 2008-03-06 Nxp B.V. Multi-clock system-on-chip with universal clock control modules for transition fault test at speed multi-core
US8327199B1 (en) * 2010-03-05 2012-12-04 Altera Corporation Integrated circuit with configurable test pins
CN103246631B (zh) * 2013-05-16 2016-01-13 北京工业大学 一种用于提高管脚使用率的管脚复用方法及电路
US10318370B2 (en) * 2016-03-25 2019-06-11 Seiko Epson Corporation Circuit device, physical quantity detection device, oscillator, electronic apparatus, vehicle, and method of detecting failure of master clock signal
US11953936B2 (en) * 2021-10-28 2024-04-09 Silicon Laboratories Inc. System, apparatus and method for identifying functionality of integrated circuit via clock signal superpositioning

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997003444A1 (en) 1995-07-10 1997-01-30 Xilinx, Inc. System comprising field programmable gate array and intelligent memory

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4293870A (en) 1980-01-31 1981-10-06 Rca Corporation Circuit arrangement for multiplexing an input function and an output function at a single terminal
US4761567A (en) * 1987-05-20 1988-08-02 Advanced Micro Devices, Inc. Clock scheme for VLSI systems
JPH02119425A (ja) * 1988-10-28 1990-05-07 Nec Corp 双方向バッファ回路
JPH04123117A (ja) * 1990-09-13 1992-04-23 Nec Corp クロック切替回路
US5495422A (en) 1993-10-12 1996-02-27 Wang Laboratories, Inc. Method for combining a plurality of independently operating circuits within a single package
US5596765A (en) 1994-10-19 1997-01-21 Advanced Micro Devices, Inc. Integrated processor including a device for multiplexing external pin signals
US5752077A (en) 1995-05-15 1998-05-12 Motorola, Inc. Data processing system having a multi-function input/output port with individual pull-up and pull-down control
KR0146544B1 (ko) * 1995-05-25 1998-11-02 김광호 다수개의 스위칭 수단을 가지는 다용도 패드를 구비한 반도체 메모리장치
US5686844A (en) * 1996-05-24 1997-11-11 Microchip Technology Incorporated Integrated circuit pins configurable as a clock input pin and as a digital I/O pin or as a device reset pin and as a digital I/O pin and method therefor
IES80917B2 (en) * 1997-12-15 1999-06-30 Tellabs Research Limited Clocking in electronic circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997003444A1 (en) 1995-07-10 1997-01-30 Xilinx, Inc. System comprising field programmable gate array and intelligent memory

Also Published As

Publication number Publication date
US6639422B1 (en) 2003-10-28
EP1212835A1 (en) 2002-06-12
JP2003509783A (ja) 2003-03-11
WO2001020784A1 (en) 2001-03-22
MXPA02002581A (es) 2002-07-30
CN1378719A (zh) 2002-11-06
KR20020029437A (ko) 2002-04-18
DE60034581D1 (de) 2007-06-06
AU7495600A (en) 2001-04-17
DE60034581T2 (de) 2008-01-31
EP1212835B1 (en) 2007-04-25
CN1196266C (zh) 2005-04-06

Similar Documents

Publication Publication Date Title
KR100755247B1 (ko) 클록 발생기와 양방향 클록 핀 장치를 구비한 다중 클록집적 회로
US5381087A (en) LSI with built-in test circuit and testing method therefor
CA2477963C (en) Low jitter clock for a multi-gigabit transceiver on a field programmable gate array
US6867616B1 (en) Programmable logic device serial interface having dual-use phase-locked loop circuitry
US6463547B1 (en) Dual on-chip and in-package clock distribution system
EP1323048A2 (en) Integrated circuit having a programmable address in a i2c environment
KR100633266B1 (ko) 수신기용 인터페이스와 그 배치 방법
KR100786597B1 (ko) 혼합 신호 집적 회로의 단일 핀 리셋 시스템 및 방법
US6816203B2 (en) Method and apparatus for isolating noise from a tuner in a television signal receiver
AU766152B2 (en) Demodulation section in a multiple protocol receiver
US7114092B2 (en) Method of supplying a required clock frequency by a clock generator module through interface communication with a mainboard
US7532648B2 (en) System and method using an I/O multiplexer module
US7296202B2 (en) Semiconductor module with a configuration for the self-test of a plurality of interface circuits and test method
CA2480222C (en) Selectable clocking architecture
US6834356B1 (en) Functional clock generation controlled by JTAG extensions
JP2849007B2 (ja) 半導体集積回路
US6408077B1 (en) Descrambling device of a security element and security element comprising such a device
US7208977B2 (en) Tristate startup operating mode setting device
JPH03147351A (ja) 集積回路パッケージ
US7595673B2 (en) Clock signal generator
KR100273045B1 (ko) 클록 발생기의 외부 동기원 접속장치
JPS62195168A (ja) 半導体集積回路装置
JPH0846601A (ja) クロック生成回路
JPH0821592B2 (ja) 集積回路

Legal Events

Date Code Title Description
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

G170 Re-publication after modification of scope of protection [patent]
PG1701 Publication of correction

St.27 status event code: A-5-5-P10-P19-oth-PG1701

Patent document republication publication date: 20080417

Republication note text: Request for Correction Notice (Document Request)

Gazette number: 1007552470000

Gazette reference publication date: 20070906

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20120731

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20130801

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20150729

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20160727

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20170830

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20170830

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000