KR100662488B1 - Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same - Google Patents

Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same Download PDF

Info

Publication number
KR100662488B1
KR100662488B1 KR1020000060568A KR20000060568A KR100662488B1 KR 100662488 B1 KR100662488 B1 KR 100662488B1 KR 1020000060568 A KR1020000060568 A KR 1020000060568A KR 20000060568 A KR20000060568 A KR 20000060568A KR 100662488 B1 KR100662488 B1 KR 100662488B1
Authority
KR
South Korea
Prior art keywords
insulating film
barrier layer
substrate
color filter
lcd panel
Prior art date
Application number
KR1020000060568A
Other languages
Korean (ko)
Other versions
KR20020029841A (en
Inventor
황광조
서현식
Original Assignee
엘지.필립스 엘시디 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지.필립스 엘시디 주식회사 filed Critical 엘지.필립스 엘시디 주식회사
Priority to KR1020000060568A priority Critical patent/KR100662488B1/en
Publication of KR20020029841A publication Critical patent/KR20020029841A/en
Application granted granted Critical
Publication of KR100662488B1 publication Critical patent/KR100662488B1/en

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1335Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509Filters, e.g. light shielding masks
    • G02F1/133514Colour filters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136222Colour filters incorporated in the active matrix substrate

Landscapes

  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)

Abstract

본 발명은 TFT-LCD 패널 및 그 제조 방법에 관한 것으로서, 제 1 기판과 제 2 기판 사이에 액정이 주입된 TFT-LCD 패널에 있어서, 상기 제 1 기판 상에 형성된 복수의 칼라필터 패턴; 상기 칼라필터 패턴 상에 형성된 절연막; 상기 절연막 상에 형성된 베리어층; 상기 베리어층 상에 구리로 이루어진 게이트 전극을 갖고 형성된 박막 트랜지스터를 포함하여 구성되며, 절연막을 O2 플라즈마 등의 분위기에서 산화처리하여 베리어층을 형성함으로써 절연막과 박막 트랜지스터의 게이트 전극간의 접착력을 높이고, 또한 게이트 전극 물질로 구리를 이용함으로써 저저항 배선을 할 수 있다.The present invention relates to a TFT-LCD panel and a method of manufacturing the same, comprising: a TFT-LCD panel in which a liquid crystal is injected between a first substrate and a second substrate, the TFT-LCD panel comprising: a plurality of color filter patterns formed on the first substrate; An insulating film formed on the color filter pattern; A barrier layer formed on the insulating film; It comprises a thin film transistor formed with a gate electrode made of copper on the barrier layer, by increasing the adhesion between the insulating film and the gate electrode of the thin film transistor by forming a barrier layer by oxidizing the insulating film in an atmosphere such as O 2 plasma, In addition, low resistance wiring can be achieved by using copper as the gate electrode material.

BCB, 플라즈마BCB, Plasma

Description

TFT-LCD 패널 및 그 제조 방법{Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same}  TFT-LCD panel and its manufacturing method {Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same}

도 1 은 종래 기술에 따른 칼라 필터 기판 위에 박막 트랜지스터가 형성된 LCD 패널의 구조 단면도1 is a cross-sectional view of an LCD panel in which a thin film transistor is formed on a color filter substrate according to the related art.

도 2a 내지 도 2c 는 본 발명에 따라 칼라 필터 기판 위에 박막 트랜지스터(TOC : TFT ON COLOR FILTER)가 형성된 LCD 패널의 제조 공정 단면도2A to 2C are cross-sectional views of a manufacturing process of an LCD panel in which a thin film transistor (TOC: TFT ON COLOR FILTER) is formed on a color filter substrate according to the present invention.

*도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 블랙 메트릭스 2, 3 : 칼라필터층1: Black matrix 2, 3: Color filter layer

4 : 절연막 5 : 알루미늄4: insulating film 5: aluminum

6 : 몰리브덴 7 : 게이트 절연막6: molybdenum 7: gate insulating film

8 : 반도체층 9 : 오우믹접촉층8: semiconductor layer 9: ohmic contact layer

10 : 소오스 전극 11 : 드레인 전극10 source electrode 11 drain electrode

12 : 보호막 13 : 화소전극12: protective film 13: pixel electrode

14 : 베리어층 15 : 구리14: barrier layer 15: copper

본 발명은 칼라 필터 기판 위에 박막 트랜지스터가 형성된 LCD 패널 및 그 제조 방법에 관한 것으로, 특히 칼라 필터 기판과의 높은 접착력 및 저저항을 갖는 게이트 배선 기술을 갖는 LCD 패널 및 그 제조 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an LCD panel having a thin film transistor formed on a color filter substrate, and a method of manufacturing the same. More particularly, the present invention relates to an LCD panel having a gate wiring technology having high adhesion to a color filter substrate and low resistance, and a method of manufacturing the same.

최근 BCB(벤조싸이클로부텐)는 반도체 칩 내부의 층간절연막 재료용, 완충코트용, TFT방식 LCD용 평탄화막용으로 확대 사용되고 있고, 현재 칩 내부에는 주로 알루미늄 배선이 이용되고 있다. Recently, benzocyclobutene (BCB) has been widely used for planarization films for interlayer insulating film materials, buffer coatings, and TFT type LCDs in semiconductor chips, and aluminum wirings are mainly used in chips.

그러나 내(耐) 이동성의 향상, 배선저항을 줄이고자 하는 요구로 알루미늄 배선 대신 구리 프로세스로 대체될 가능성이 있으며 그에 따라 보다 저절연율의 재료가 요구되고 있다. However, in order to improve mobility resistance and reduce wiring resistance, it is possible to replace copper wiring instead of aluminum wiring, and accordingly, a lower insulation material is required.

따라서, 유전율(2.65)이 낮고 고내열(약 350℃)성도 보유한 BCB가 MCM(멀티칩모듈)의 절연재료 등으로 주목받아 왔다. Therefore, BCB, which has a low dielectric constant (2.65) and high heat resistance (about 350 DEG C), has been attracting attention as an insulating material of an MCM (multi-chip module).

도 1 은 종래 기술에 따른 칼라 필터 기판 위에 박막 트랜지스터가 형성된 LCD 패널(TOC : TFT ON COLOR FILTER)의 구조 단면도이다.1 is a structural cross-sectional view of an LCD panel (TOC: TFT ON COLOR FILTER) having a thin film transistor formed on a color filter substrate according to the prior art.

상기 TOC의 공정은 다음과 같이 간략히 나타낼 수 있다.The process of the TOC can be briefly described as follows.

메탈 물질로 블랙 메트릭스(1)를 형성하고, 상기 블랙 메트릭스(1) 사이에 칼라필터층(2)을 형성한다. The black matrix 1 is formed of a metal material, and the color filter layer 2 is formed between the black matrices 1.

그리고, 칼라필터층(2)의 보호를 위해 칼라필터층(2) 상에 BCB(벤조싸이클로부텐) 등의 절연막(4)을 형성하여 표면을 평탄화한다.In order to protect the color filter layer 2, an insulating film 4 such as BCB (benzocyclobutene) or the like is formed on the color filter layer 2 to planarize the surface thereof.

이어 상기 절연막(4) 위에 알루미늄(Al : 5), 몰리브덴(Mo : 6) 등을 차례로 형성하여 이중 구조를 갖는 게이트 전극을 형성하고, 게이트 절연막(7), 반도체층(8), 오우믹접촉층(9), 소오스 전극(10)과 드레인 전극(11), 보호막(12), 화소전극(13)을 형성한다.Subsequently, aluminum (Al: 5), molybdenum (Mo: 6), etc. are sequentially formed on the insulating film 4 to form a gate electrode having a dual structure, and the gate insulating film 7, the semiconductor layer 8, and ohmic contact are formed. The layer 9, the source electrode 10, the drain electrode 11, the protective film 12, and the pixel electrode 13 are formed.

종래 기술에 따른 칼라 필터 기판 위에 박막 트랜지스터가 형성된 LCD 패널 및 그 제조 방법은 게이트 전극으로 알루미늄(Al), 몰리브덴(Mo)의 이중 구조 대신 저항이 낮은 구리(Cu)를 사용하기 위해 BCB와 같은 저절연성의 절연막을 사용할 경우 게이트 배선과 절연막간의 접착력이 불량하여 게이트 전극이 절연막 상부에서 벗겨지는 필링(peeling) 현상이 발생한다.The LCD panel in which a thin film transistor is formed on a color filter substrate according to the related art and a method of manufacturing the same have a low resistance such as BCB to use a low resistance copper (Cu) instead of a double structure of aluminum (Al) and molybdenum (Mo) as a gate electrode. When an insulating insulating film is used, a peeling phenomenon occurs in which the gate electrode is peeled off from the upper portion of the insulating film due to poor adhesion between the gate wiring and the insulating film.

따라서 본 발명은 상기와 같은 문제점을 해결하기 위해 안출한 것으로서, 구리로 게이트 전극을 형성 시에 칼라 필터 위에 형성된 절연막과의 접착력을 향상시키는 칼라 필터 기판 위에 박막 트랜지스터가 형성된 LCD 패널 및 그 제조 방법을 제공하는데 그 목적이 있다.Accordingly, the present invention has been made to solve the above problems, an LCD panel formed with a thin film transistor on the color filter substrate to improve the adhesion to the insulating film formed on the color filter when forming the gate electrode of copper and a method of manufacturing the same. The purpose is to provide.

상기와 같은 목적을 달성하기 위한 본 발명에 따른 TFT-LCD 패널의 특징은 제 1 기판과 제 2 기판 사이에 액정이 주입된 TFT-LCD 패널에 있어서, 상기 제 1 기판 상에 형성된 복수의 칼라필터 패턴; 상기 칼라필터 패턴 상에 형성된 절연막; 상기 절연막 상에 형성된 베리어층; 상기 베리어층 상에 구리로 이루어진 게이트 전극을 갖고 형성된 박막 트랜지스터를 포함하여 구성되는데 있다.A TFT-LCD panel according to the present invention for achieving the above object is a TFT-LCD panel in which a liquid crystal is injected between a first substrate and a second substrate, a plurality of color filters formed on the first substrate pattern; An insulating film formed on the color filter pattern; A barrier layer formed on the insulating film; The thin film transistor is formed with a gate electrode made of copper on the barrier layer.

그리고, 상기 베리어층은 절연막으로 이루어지며, 상기 절연막은 BCB(벤조싸이클로부텐) 물질이다. The barrier layer is formed of an insulating film, and the insulating film is a benzocyclobutene (BCB) material.                     

그리고, 상기 박막 트랜지스터는 상기 베리어층 상에 형성된 게이트 전극; 상기 게이트 전극 상에 형성된 게이트 절연막; 상기 게이트 절연막 상에 형성된 채널층; 상기 채널층 상에 형성된 소스 및 드레인 전극을 포함하여 구성된다.The thin film transistor may include a gate electrode formed on the barrier layer; A gate insulating film formed on the gate electrode; A channel layer formed on the gate insulating layer; And a source and a drain electrode formed on the channel layer.

상기와 같은 목적을 달성하기 위한 본 발명에 따른 TFT-LCD 패널 제조 방법의 특징은 제 1 기판과 제 2 기판 사이에 액정이 주입된 TFT-LCD 패널 제조에 있어서, 상기 제 1 기판 상에 복수의 칼라필터 패턴을 형성하는 단계; 상기 칼라필터 패턴 상에 절연막을 형성하는 단계; 상기 절연막 상에 베리어층을 형성하는 단계; 상기 베리어층 상에 구리로 이루어진 게이트 전극을 갖는 박막 트랜지스터를 형성하는 단계를 포함하여 이루어지는데 있다.A TFT-LCD panel manufacturing method according to the present invention for achieving the above object is a TFT-LCD panel in which a liquid crystal is injected between a first substrate and a second substrate, a plurality of on the first substrate Forming a color filter pattern; Forming an insulating film on the color filter pattern; Forming a barrier layer on the insulating film; And forming a thin film transistor having a gate electrode made of copper on the barrier layer.

그리고, 상기 베리어층은 상기 절연막의 표면을 산화처리하여 형성되고, 상기 산화처리는 O2 플라즈마 분위기에서 실시한다.The barrier layer is formed by oxidizing the surface of the insulating film, and the oxidation is performed in an O 2 plasma atmosphere.

본 발명의 다른 목적, 특성 및 잇점들은 첨부한 도면을 참조한 실시 예들의 상세한 설명을 통해 명백해질 것이다.Other objects, features and advantages of the invention will become apparent from the following detailed description of embodiments taken in conjunction with the accompanying drawings.

본 발명에 따른 칼라 필터 위에 박막 트랜지스터가 형성된 LCD 패널 및 그 제조 방법의 바람직한 실시 예에 대하여 첨부한 도면을 참조하여 설명하면 다음과 같다.Referring to the accompanying drawings, a preferred embodiment of an LCD panel and a method of manufacturing the LCD panel having a thin film transistor formed on a color filter according to the present invention will be described.

도 2a 내지 도 2c 는 본 발명에 따라 칼라 필터 위에 박막 트랜지스터(TOC : TFT ON COLOR FILTER)가 형성된 LCD 패널의 제조 공정 단면도이다. 2A to 2C are cross-sectional views illustrating a manufacturing process of an LCD panel in which a thin film transistor (TOC: TFT ON COLOR FILTER) is formed on a color filter according to the present invention.                     

상기 TOC의 공정은 다음과 같이 간략히 나타낼 수 있다.The process of the TOC can be briefly described as follows.

먼저, 도 2a 에 도시된 바와 같이 메탈 물질로 블랙 메트릭스(1)를 형성하고, 상기 블랙 메트릭스(1) 사이에 칼라필터층(2, 3)을 형성한 다음 칼라필터층(2, 3)의 보호를 위해 칼라필터층(2, 3)을 포함한 전면에 BCB(벤조싸이클로부텐) 등의 절연막(4)을 형성하여 표면을 평탄화한다.First, as shown in FIG. 2A, the black matrix 1 is formed of a metal material, and the color filter layers 2 and 3 are formed between the black metrics 1, and then the protection of the color filter layers 2 and 3 is performed. For this purpose, an insulating film 4 such as BCB (benzocyclobutene) or the like is formed on the entire surface including the color filter layers 2 and 3 to planarize the surface.

이어 도 2b 에 도시된 바와 같이 절연막(4) 위에 O2 플라즈마 분위기에서 산화처리하여 SiO2 와 같은 베리어층(14)을 형성한다.Subsequently, as illustrated in FIG. 2B, a barrier layer 14 such as SiO 2 is formed on the insulating film 4 by oxidation in an O 2 plasma atmosphere.

이어 도 2c 에 도시된 바와 같이 박막 트랜지스터를 형성한다. Subsequently, a thin film transistor is formed as shown in FIG. 2C.

상기 박막 트랜지스터 형성과정은 다음과 같다.The thin film transistor formation process is as follows.

먼저, 표면 산화에 의해 형성된 베리어층(14) 위에 구리(Cu)를 스퍼터링 방법으로 적층한 후 감광막 등을 마스크로 이용하여 사진식각 방법으로 패터닝하여 도 2d 에 도시된 바와 같이 게이트 전극(15)을 형성하고 게이트 전극(15)을 덮도록 게이트 절연막(7)을 형성한다.First, copper (Cu) is deposited on the barrier layer 14 formed by surface oxidation by a sputtering method, and then patterned by photolithography using a photosensitive film or the like as a mask to form the gate electrode 15 as shown in FIG. 2D. The gate insulating film 7 is formed so as to cover the gate electrode 15.

구리는 게이트 금속으로 Al, Mo 보다 게이트 펄스 전파지연이 줄어들게 되어 전파지연을 개선시키고, 저항이 낮은 장점이 있다.Copper is a gate metal, the gate pulse propagation delay is reduced than Al, Mo to improve the propagation delay, has the advantage of low resistance.

그리고 상기 게이트 전극(15)은 도면에 표시하지 않았지만 게이트 배선과 동시에 형성된다.Although not shown in the figure, the gate electrode 15 is formed simultaneously with the gate wiring.

게이트 절연막(7)은 비정질 질화규소(SiNX_) 또는 SiOX 등을 플라즈마 CVD(plasma chemical vapor deposition)방법에 의해 적층하여 형성한다. The gate insulating film 7 is made of amorphous silicon nitride (SiN X_ ). Or SiO X or the like is formed by laminating by plasma CVD (plasma chemical vapor deposition) method.

이어 반도체층(8)을 형성한 다음, 반도체층(8)의 오우믹 접촉(ohmic contact)을 위하여 오우믹접촉층(9)을 형성한다. Subsequently, the semiconductor layer 8 is formed, and then the ohmic contact layer 9 is formed for ohmic contact of the semiconductor layer 8.

상기 게이트 절연막(7) 위에 형성된 반도체층(8)은 비정질 실리콘(amorphous silicon : a-Si)을 플라즈마 CVD 방법에 의해 적층한다.The semiconductor layer 8 formed on the gate insulating film 7 is laminated with amorphous silicon (a-Si) by a plasma CVD method.

이어 감광막을 마스크로 하여 반도체층(8) 및 오우믹접촉층(9)을 건식식각 등에 의해 선택적으로 식각하여 채널층을 형성한다.Subsequently, the semiconductor layer 8 and the ohmic contact layer 9 are selectively etched by dry etching using the photosensitive film as a mask to form a channel layer.

이어, 메탈 물질층을 형성하고 반도체층(8)의 소정영역이 노출되도록 메탈 물질층 및 오우믹접촉층(9)을 식각하여 소오스 전극(10) 및 드레인 전극(11)을 형성한다.Subsequently, the metal material layer and the ohmic contact layer 9 are etched to form a metal material layer and expose a predetermined region of the semiconductor layer 8 to form a source electrode 10 and a drain electrode 11.

오우믹접촉층(9) 위에 형성된 소오스 전극(10) 및 드레인 전극(11)은 도면에 표시하지 않았지만 데이터 배선과 동시에 형성되는 것으로 Al, Cr, Ti, Al 합금 등의 금속을 스퍼터링 방법으로 적층하고 시진 식각방법 등으로 패터닝하여 형성한다. Although not shown in the drawing, the source electrode 10 and the drain electrode 11 formed on the ohmic contact layer 9 are formed at the same time as the data wiring. The metals such as Al, Cr, Ti, and Al alloys are stacked by sputtering. It is formed by patterning by a starting etching method.

이어, 보호막(12)과 화소전극(13)을 형성한다.Next, the protective film 12 and the pixel electrode 13 are formed.

상기 보호막(12)은 SiNX 또는 SiOX 등과 같은 무기물 또는 BCB(benzencyclobutane)와 같은 유기물을 도포하여 형성하며, 드레인 전극(11)의 소정 영역 위에 형성된 보호막(12)을 식각하여 콘택홀을 형성한다. The passivation layer 12 is formed by coating an inorganic material such as SiN X or SiO X or an organic material such as benzencyclobutane (BCB), and etching the passivation layer 12 formed on a predetermined region of the drain electrode 11 to form a contact hole. .

상기 화소전극(13)은 ITO(indium tin oxide)와 같은 투명한 전도성 물질을 스퍼터링 방법에 의해 적층하고 사진식각 방법 등으로 패터닝하여 형성한다. The pixel electrode 13 is formed by stacking a transparent conductive material such as indium tin oxide (ITO) by a sputtering method and patterning the same by a photolithography method.                     

그리고 도면에 도시되지 않았지만 칼라 필터 기판 위에 형성된 박막 트랜지스터(TOC)의 상부에 ITO 재질의 공통전극 및 배향막이 형성된 기판이 있고, 상기 기판과 TOC 사이에 액정이 주입되어 있어, 상기 드레인 전극(11)에 연결된 화소전극(13) 및 공통전극에 신호 전압을 인가하여 상기 인가된 신호 전압에 의해 액정이 배향되고, 상기 배향된 액정의 방향에 따라 빛이 투과되어 디스플레이된다. Although not shown in the drawing, there is a substrate on which a common electrode and an alignment layer made of ITO are formed on a thin film transistor (TOC) formed on a color filter substrate, and a liquid crystal is injected between the substrate and the TOC. By applying a signal voltage to the pixel electrode 13 and the common electrode connected to the liquid crystal, the liquid crystal is aligned by the applied signal voltage, and light is transmitted through the display according to the direction of the aligned liquid crystal.

이상에서 설명한 바와 같은 본 발명에 따라 칼라 필터 위에 박막 트랜지스터를 형성한 구조를 갖는 LCD 패널 및 그 제조 방법은 게이트 전극으로 저항이 낮은 구리를 사용함으로써 저저항화 배선을 실현할 수 있고, 칼라 필터의 평탄화막으로 사용된 절연막 위에 산화처리에 의한 베리어층을 형성함으로써 구리와 절연막과의 접착력을 개선하여 구리의 벗겨짐을 방지할 수 있다.According to the present invention as described above, an LCD panel having a structure in which a thin film transistor is formed on a color filter and a method of manufacturing the same can realize a low resistance wiring by using copper having low resistance as a gate electrode, and flatten the color filter. By forming a barrier layer by an oxidation treatment on the insulating film used as the film, the adhesion between the copper and the insulating film can be improved to prevent the peeling of copper.

이상 설명한 내용을 통해 당업자라면 본 발명의 기술 사상을 이탈하지 아니하는 범위에서 다양한 변경 및 수정이 가능함을 알 수 있을 것이다.Those skilled in the art will appreciate that various changes and modifications can be made without departing from the spirit of the present invention.

따라서, 본 발명의 기술적 범위는 실시예에 기재된 내용으로 한정되는 것이 아니라 특허 청구의 범위에 의하여 정해져야 한다.Therefore, the technical scope of the present invention should not be limited to the contents described in the embodiments, but should be defined by the claims.

Claims (10)

제 1 기판과 제 2 기판 사이에 액정이 주입된 TFT-LCD 패널에 있어서, In a TFT-LCD panel in which liquid crystal is injected between a first substrate and a second substrate, 상기 제 1 기판 상에 형성된 복수의 칼라필터 패턴;A plurality of color filter patterns formed on the first substrate; 상기 칼라필터 패턴 상에 형성된 절연막;An insulating film formed on the color filter pattern; 상기 절연막 상에 형성된 베리어층;A barrier layer formed on the insulating film; 상기 베리어층 상에 구리로 이루어진 게이트 전극을 갖고 형성된 박막 트랜지스터를 포함하여 구성됨을 특징으로 하는 TFT-LCD 패널.And a thin film transistor having a gate electrode made of copper on the barrier layer. 제 1 항에 있어서, The method of claim 1, 상기 베리어층은 절연막임을 특징으로 하는 TFT-LCD 패널. And the barrier layer is an insulating film. 제 1 항에 있어서, The method of claim 1, 상기 절연막은 BCB(벤조싸이클로부텐)임을 특징으로 하는 TFT-LCD 패널. The insulating film is a benzocyclobutene (BCB) characterized in that the TFT-LCD panel. 제 1 항에 있어서,The method of claim 1, 상기 박막 트랜지스터는 The thin film transistor is 상기 베리어층 상에 형성된 게이트 전극;A gate electrode formed on the barrier layer; 상기 게이트 전극 상에 형성된 게이트 절연막;A gate insulating film formed on the gate electrode; 상기 게이트 절연막 상에 형성된 채널층;A channel layer formed on the gate insulating layer; 상기 채널층 상에 형성된 소스 및 드레인 전극을 포함하여 구성됨을 특징으로 하는 TFT-LCD 패널.And a source and a drain electrode formed on the channel layer. 삭제delete 제 1 기판과 제 2 기판 사이에 액정이 주입된 TFT-LCD 패널 제조에 있어서, In manufacturing a TFT-LCD panel in which a liquid crystal is injected between a first substrate and a second substrate, 상기 제 1 기판 상에 복수의 칼라필터 패턴을 형성하는 단계;Forming a plurality of color filter patterns on the first substrate; 상기 칼라필터 패턴 상에 절연막을 형성하는 단계;Forming an insulating film on the color filter pattern; 상기 절연막 상에 베리어층을 형성하는 단계;Forming a barrier layer on the insulating film; 상기 베리어층 상에 구리로 이루어진 게이트 전극을 갖는 박막 트랜지스터를 형성하는 단계를 포함하여 이루어짐을 특징으로 하는 TFT-LCD 패널 제조 방법.And forming a thin film transistor having a gate electrode made of copper on the barrier layer. 제 6 항에 있어서, 상기 베리어층은The method of claim 6, wherein the barrier layer is 상기 절연막의 표면을 산화처리하여 형성됨을 특징으로 하는 TFT-LCD 패널 제조 방법.TFT-LCD panel manufacturing method, characterized in that formed by oxidizing the surface of the insulating film. 제 7 항에 있어서, 상기 산화처리는The method of claim 7, wherein the oxidation treatment O2 플라즈마 분위기에서 실시함을 특징으로 하는 TFT-LCD 패널 제조 방법.O 2 TFT-LCD panel manufacturing method characterized in that it carried out in a plasma atmosphere. 제 6 항에 있어서, The method of claim 6, 제 1 기판 상에 빛을 차광하기 위한 블랙 메트릭스를 메트릭스 형태로 형성하는 공정을 더 포함하여 이루어짐을 특징으로 하는 TFT-LCD 패널 제조 방법. And forming a black matrix in a matrix form for shielding light from the first substrate. 제 1 항에 있어서, 상기 베리어층은The method of claim 1, wherein the barrier layer is 상기 절연막의 표면을 O2 플라즈마 분위기에서 산화 처리하여 형성된 층인 것을 특징으로 하는 TFT-LCD 패널.And a layer formed by oxidizing the surface of the insulating film in an O 2 plasma atmosphere.
KR1020000060568A 2000-10-14 2000-10-14 Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same KR100662488B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020000060568A KR100662488B1 (en) 2000-10-14 2000-10-14 Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020000060568A KR100662488B1 (en) 2000-10-14 2000-10-14 Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same

Publications (2)

Publication Number Publication Date
KR20020029841A KR20020029841A (en) 2002-04-20
KR100662488B1 true KR100662488B1 (en) 2007-01-02

Family

ID=19693559

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000060568A KR100662488B1 (en) 2000-10-14 2000-10-14 Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same

Country Status (1)

Country Link
KR (1) KR100662488B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101214413B1 (en) * 2009-10-27 2012-12-21 가부시키가이샤 알박 Wiring layer, semiconductor device, and liquid crystal display device using semiconductor device

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101290282B1 (en) 2006-11-24 2013-07-26 삼성디스플레이 주식회사 Liquid crystal display device and method of fabricating the same
KR101326134B1 (en) * 2007-02-07 2013-11-06 삼성디스플레이 주식회사 Thin film transistor array panel and method for manufacturing the same
CN101833200B (en) 2009-03-13 2012-05-30 北京京东方光电科技有限公司 Horizontal electric field type liquid crystal display device and manufacturing method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06214112A (en) * 1993-01-14 1994-08-05 Nissha Printing Co Ltd Color filter and its production
JPH07140458A (en) * 1993-11-22 1995-06-02 Rohm Co Ltd Liquid crystal display device
KR19980079508A (en) * 1997-03-25 1998-11-25 포맨 제프리 엘 Thin Film Transistors Fabricated on Plastic Substrates
KR20000056517A (en) * 1999-02-23 2000-09-15 구본준 Method for fabricating thin film transistor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06214112A (en) * 1993-01-14 1994-08-05 Nissha Printing Co Ltd Color filter and its production
JPH07140458A (en) * 1993-11-22 1995-06-02 Rohm Co Ltd Liquid crystal display device
KR19980079508A (en) * 1997-03-25 1998-11-25 포맨 제프리 엘 Thin Film Transistors Fabricated on Plastic Substrates
KR20000056517A (en) * 1999-02-23 2000-09-15 구본준 Method for fabricating thin film transistor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101214413B1 (en) * 2009-10-27 2012-12-21 가부시키가이샤 알박 Wiring layer, semiconductor device, and liquid crystal display device using semiconductor device

Also Published As

Publication number Publication date
KR20020029841A (en) 2002-04-20

Similar Documents

Publication Publication Date Title
JP5129228B2 (en) Array substrate and manufacturing method thereof
KR101287478B1 (en) Display device having oxide thin film transistor and method of fabricating thereof
KR101061850B1 (en) Thin film transistor array panel and manufacturing method thereof
KR101593443B1 (en) Method of fabricating array substrate
US7095459B2 (en) Array substrate for liquid crystal display and method for fabricating the same
KR101602635B1 (en) Display devise, thin film transistor substrate and method of fabricating the same
US20130107155A1 (en) Array substrate, manufacturing method thereof, liquid crystal panel, and display device
US8743334B2 (en) Display substrate, and method of manufacturing the same
KR100673331B1 (en) Liquid crystal display and method for fabricating the same
US8551822B2 (en) Method for manufacturing array substrate
JP2007027710A (en) Contact hole forming method and manufacturing method of thin-film transistor substrate using the same
KR100799463B1 (en) Liquid Crystal Display Device and Fabricating Method Thereof
KR20100005457A (en) Thin film transistor substrate and method for fabricating the same
JP4251945B2 (en) Method for manufacturing array substrate for liquid crystal display device
KR101308437B1 (en) Method for manufacturing of liquid crystal display
US20070231974A1 (en) Thin film transistor having copper line and fabricating method thereof
JPS615577A (en) Thin film semiconductor device
KR100662488B1 (en) Thin Film Transistor-Liquid Crystal Display Panel and Fabrication Method for the same
US6861671B2 (en) Thin film transistor liquid crystal display and fabrication method thereof
KR100512623B1 (en) array circuit board of LCD and fabrication method of thereof
KR20060104146A (en) Method for manufacturing of poly-si tft array substrate
KR101266448B1 (en) Thin film transistor and display substrate including the same and manufacturing method thereof
JPH0766422A (en) Array substrate for liquid crystal display device
KR100683142B1 (en) Method for fabricating tft lcd
KR20010113266A (en) Array Substrate of Liquid Crystal Display Device and method for fabricating the same

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120928

Year of fee payment: 7

FPAY Annual fee payment

Payment date: 20130930

Year of fee payment: 8

FPAY Annual fee payment

Payment date: 20141124

Year of fee payment: 9

FPAY Annual fee payment

Payment date: 20161118

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee