KR100645627B1 - Mos-트랜지스터 및 그의 제조 방법 - Google Patents
Mos-트랜지스터 및 그의 제조 방법 Download PDFInfo
- Publication number
- KR100645627B1 KR100645627B1 KR1020000049506A KR20000049506A KR100645627B1 KR 100645627 B1 KR100645627 B1 KR 100645627B1 KR 1020000049506 A KR1020000049506 A KR 1020000049506A KR 20000049506 A KR20000049506 A KR 20000049506A KR 100645627 B1 KR100645627 B1 KR 100645627B1
- Authority
- KR
- South Korea
- Prior art keywords
- doped
- layer
- epitaxial layer
- source
- conductivity type
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000002019 doping agent Substances 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims abstract description 24
- 239000004065 semiconductor Substances 0.000 claims abstract description 18
- 238000000034 method Methods 0.000 claims description 4
- 108091006146 Channels Proteins 0.000 description 14
- 230000000694 effects Effects 0.000 description 8
- 230000000903 blocking effect Effects 0.000 description 6
- 238000002513 implantation Methods 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 6
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 5
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 230000002265 prevention Effects 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 4
- 230000005684 electric field Effects 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910021341 titanium silicide Inorganic materials 0.000 description 2
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 1
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 1
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000004899 motility Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 238000005496 tempering Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
Abstract
Description
Claims (14)
- 반도체 기판(1);상기 반도체 기판 내에 제 1 도전형으로 도핑되고, 표면을 갖는 웰(2;3);1017cm-3 미만의 도펀트 농도 및 미리설정된 두께를 가지며, 상기 도핑된 웰(2;3)의 표면 상에 배치된 에피택셜층(5);상기 제 1 도전형에 반대인 제 2 도전형 타입으로 도핑되고, 상기 에피택셜층(5) 내에 배치되며, 상기 미리설정된 두께와 같거나 작은 깊이를 갖는 소스/드레인 영역들(7;8);상기 에피택셜층 내에 배치된 채널 영역(6);상기 제 1 도전형 타입으로 도핑되고, 상기 소스/드레인 영역들(7;8) 사이의 에피택셜층(5) 내에 배치되며, 상기 소스/드레인 영역들(7;8)의 깊이보다 얕은 깊이를 갖고 상기 에피택셜층(5)의 미리설정된 두께보다 얇은 두께를 갖는, 제 1 도핑층(9;10); 및상기 제 1 도전형 타입으로 도핑되고 상기 에피택셜층(5) 내에서 상기 제 1 도핑층 아래에 배치된, 제 2 도핑층을 포함하는 MOS 트랜지스터.
- 제 1항에 있어서,상기 에피택셜층(5)의 미리설정된 두께는 100 ~ 200 nm 사이인 것을 특징으로 하는 MOS 트랜지스터.
- 제 1항에 있어서,상기 제 1 도핑층(9;10)은 10 내지 50 nm 의 깊이로 배치되고 10 내지 50 nm 의 두께를 가지며 5 x 1017 내지 5 x 1018cm-3 의 도펀트 농도를 갖는 것을 특징으로 하는 MOS 트랜지스터.
- 제 1항에 있어서,상기 제 2 도핑층(4)은 50 내지 200 nm 의 깊이로 배치되고, 10 내지 50 nm 의 두께를 가지며 1017 내지 5 x 1018cm-3 사이의 도펀트 농도를 갖는 것을 특징으로 하는 MOS 트랜지스터.
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
- 삭제
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19940362.7 | 1999-08-25 | ||
DE19940362A DE19940362A1 (de) | 1999-08-25 | 1999-08-25 | MOS-Transistor und Verfahren zu dessen Herstellung |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010050205A KR20010050205A (ko) | 2001-06-15 |
KR100645627B1 true KR100645627B1 (ko) | 2006-11-13 |
Family
ID=7919593
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000049506A KR100645627B1 (ko) | 1999-08-25 | 2000-08-25 | Mos-트랜지스터 및 그의 제조 방법 |
Country Status (5)
Country | Link |
---|---|
US (1) | US6600200B1 (ko) |
JP (1) | JP4723061B2 (ko) |
KR (1) | KR100645627B1 (ko) |
DE (1) | DE19940362A1 (ko) |
TW (1) | TW585347U (ko) |
Families Citing this family (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100755052B1 (ko) * | 2001-06-29 | 2007-09-06 | 주식회사 하이닉스반도체 | 반도체 소자의 분리 웰 형성 방법 |
US6995397B2 (en) | 2001-09-14 | 2006-02-07 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
JP4664631B2 (ja) * | 2004-08-05 | 2011-04-06 | 株式会社東芝 | 半導体装置及びその製造方法 |
US8735990B2 (en) * | 2007-02-28 | 2014-05-27 | International Business Machines Corporation | Radiation hardened FinFET |
US8273617B2 (en) | 2009-09-30 | 2012-09-25 | Suvolta, Inc. | Electronic devices and systems, and methods for making and using the same |
US20110079861A1 (en) * | 2009-09-30 | 2011-04-07 | Lucian Shifren | Advanced Transistors with Threshold Voltage Set Dopant Structures |
US8421162B2 (en) * | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
CN102640274B (zh) * | 2009-09-30 | 2016-05-11 | 三重富士通半导体股份有限公司 | 电子装置和系统及用于制造和使用该电子装置和系统的方法 |
JP2013511163A (ja) * | 2009-11-17 | 2013-03-28 | スボルタ,インコーポレーテッド | 電子デバイス及びシステム、並びにその製造方法及び使用方法 |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US8377783B2 (en) | 2010-09-30 | 2013-02-19 | Suvolta, Inc. | Method for reducing punch-through in a transistor device |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
JP5772068B2 (ja) | 2011-03-04 | 2015-09-02 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
US8400219B2 (en) | 2011-03-24 | 2013-03-19 | Suvolta, Inc. | Analog circuits having improved transistors, and methods therefor |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
WO2013022753A2 (en) | 2011-08-05 | 2013-02-14 | Suvolta, Inc. | Semiconductor devices having fin structures and fabrication methods thereof |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
WO2014071049A2 (en) | 2012-10-31 | 2014-05-08 | Suvolta, Inc. | Dram-type device with low variation transistor peripheral circuits, and related methods |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US8994415B1 (en) | 2013-03-01 | 2015-03-31 | Suvolta, Inc. | Multiple VDD clock buffer |
US8988153B1 (en) | 2013-03-09 | 2015-03-24 | Suvolta, Inc. | Ring oscillator with NMOS or PMOS variation insensitivity |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9112495B1 (en) | 2013-03-15 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit device body bias circuits and methods |
US9449967B1 (en) | 2013-03-15 | 2016-09-20 | Fujitsu Semiconductor Limited | Transistor array structure |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US8976575B1 (en) | 2013-08-29 | 2015-03-10 | Suvolta, Inc. | SRAM performance monitor |
US9543410B2 (en) * | 2014-02-14 | 2017-01-10 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device and formation thereof |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
CN116344590B (zh) * | 2023-05-23 | 2023-09-12 | 合肥晶合集成电路股份有限公司 | 一种半导体器件及其制作方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04179160A (ja) * | 1990-11-09 | 1992-06-25 | Hitachi Ltd | 半導体装置 |
JPH05183159A (ja) * | 1992-01-07 | 1993-07-23 | Fujitsu Ltd | 半導体装置及びその製造方法 |
JPH07312423A (ja) * | 1994-05-17 | 1995-11-28 | Hitachi Ltd | Mis型半導体装置 |
US5773863A (en) * | 1994-08-18 | 1998-06-30 | Sun Microsystems, Inc. | Low power, high performance junction transistor |
US5804497A (en) * | 1996-08-07 | 1998-09-08 | Advanced Micro Devices, Inc. | Selectively doped channel region for increased IDsat and method for making same |
US6137148A (en) * | 1998-06-26 | 2000-10-24 | Elmos Semiconductor Ag | NMOS transistor |
-
1999
- 1999-08-25 DE DE19940362A patent/DE19940362A1/de not_active Withdrawn
-
2000
- 2000-08-24 JP JP2000254167A patent/JP4723061B2/ja not_active Expired - Lifetime
- 2000-08-25 US US09/645,762 patent/US6600200B1/en not_active Expired - Lifetime
- 2000-08-25 KR KR1020000049506A patent/KR100645627B1/ko active IP Right Grant
- 2000-09-04 TW TW092220617U patent/TW585347U/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP2001102582A (ja) | 2001-04-13 |
KR20010050205A (ko) | 2001-06-15 |
TW585347U (en) | 2004-04-21 |
JP4723061B2 (ja) | 2011-07-13 |
US6600200B1 (en) | 2003-07-29 |
DE19940362A1 (de) | 2001-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100645627B1 (ko) | Mos-트랜지스터 및 그의 제조 방법 | |
EP0809865B1 (en) | SEMICONDUCTOR FIELD EFFECT DEVICE COMPRISING A SiGe LAYER | |
US5998848A (en) | Depleted poly-silicon edged MOSFET structure and method | |
US8198673B2 (en) | Asymmetric epitaxy and application thereof | |
US7244654B2 (en) | Drive current improvement from recessed SiGe incorporation close to gate | |
US7629645B2 (en) | Folded-gate MOS transistor | |
KR20020086726A (ko) | 감소된 임계 전압을 가진 트렌치 dmos를 형성하는 방법 | |
US6696729B2 (en) | Semiconductor device having diffusion regions with different junction depths | |
KR100374551B1 (ko) | 반도체 소자 및 그 제조방법 | |
US6329271B1 (en) | Self-aligned channel implantation | |
US6921948B2 (en) | Adjustment of threshold voltages of selected NMOS and PMOS transistors using fewer masking steps | |
US6440788B2 (en) | Implant sequence for multi-function semiconductor structure and method | |
US6261910B1 (en) | Semiconductor device and method of manufacturing the same | |
KR20050058242A (ko) | 낮은 기생 저항을 가진 트렌치 mosfet 디바이스형성 방법 | |
KR101530579B1 (ko) | 반도체 소자 및 이의 제조 방법 | |
KR100552808B1 (ko) | 확산 소스/드레인 구조를 갖는 반도체 소자 및 그 제조 방법 | |
US5494851A (en) | Semiconductor processing method of providing dopant impurity into a semiconductor substrate | |
US6511893B1 (en) | Radiation hardened semiconductor device | |
US6541821B1 (en) | SOI device with source/drain extensions and adjacent shallow pockets | |
EP1890336B1 (en) | High-voltage MOS transistor device and method of making the same | |
US6727149B1 (en) | Method of making a hybrid SOI device that suppresses floating body effects | |
KR100587605B1 (ko) | 고전압 트랜지스터 및 그 제조방법 | |
KR19980081779A (ko) | Mos 트랜지스터와 그 제조 방법 | |
KR940006672B1 (ko) | Mos트랜지스터의 제조방법 | |
JPH0818047A (ja) | Misfetおよびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20121025 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20131025 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20141024 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20151030 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20161028 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20171027 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20181029 Year of fee payment: 13 |