KR100537584B1 - 트렌치 커패시터의 매입 플레이트 형성 방법 - Google Patents

트렌치 커패시터의 매입 플레이트 형성 방법 Download PDF

Info

Publication number
KR100537584B1
KR100537584B1 KR10-2004-0043069A KR20040043069A KR100537584B1 KR 100537584 B1 KR100537584 B1 KR 100537584B1 KR 20040043069 A KR20040043069 A KR 20040043069A KR 100537584 B1 KR100537584 B1 KR 100537584B1
Authority
KR
South Korea
Prior art keywords
trench
impurity source
substrate
forming
sidewalls
Prior art date
Application number
KR10-2004-0043069A
Other languages
English (en)
Korean (ko)
Other versions
KR20050001324A (ko
Inventor
쳉강궈
디바카루니라마찬드라
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR20050001324A publication Critical patent/KR20050001324A/ko
Application granted granted Critical
Publication of KR100537584B1 publication Critical patent/KR100537584B1/ko

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/038Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H10B12/0387Making the trench
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3215Doping the layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
KR10-2004-0043069A 2003-06-25 2004-06-11 트렌치 커패시터의 매입 플레이트 형성 방법 KR100537584B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/604,081 2003-06-25
US10/604,081 US6969648B2 (en) 2003-06-25 2003-06-25 Method for forming buried plate of trench capacitor

Publications (2)

Publication Number Publication Date
KR20050001324A KR20050001324A (ko) 2005-01-06
KR100537584B1 true KR100537584B1 (ko) 2005-12-20

Family

ID=33564129

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2004-0043069A KR100537584B1 (ko) 2003-06-25 2004-06-11 트렌치 커패시터의 매입 플레이트 형성 방법

Country Status (4)

Country Link
US (1) US6969648B2 (ja)
JP (1) JP4091929B2 (ja)
KR (1) KR100537584B1 (ja)
TW (1) TWI294667B (ja)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6967137B2 (en) * 2003-07-07 2005-11-22 International Business Machines Corporation Forming collar structures in deep trench capacitors with thermally stable filler material
US7232718B2 (en) * 2003-09-17 2007-06-19 Nanya Technology Corp. Method for forming a deep trench capacitor buried plate
DE102004029516B3 (de) * 2004-06-18 2005-12-29 Infineon Technologies Ag Herstellungsverfahren für eine Schattenmaske in einem Graben einer mikroelektronischen oder mikromechanischen Struktur sowie Verwendung derselben
KR100696761B1 (ko) * 2005-07-29 2007-03-19 주식회사 하이닉스반도체 웨이퍼 마크 형성 방법
US7619872B2 (en) 2006-05-31 2009-11-17 Intel Corporation Embedded electrolytic capacitor
US7709341B2 (en) * 2006-06-02 2010-05-04 Micron Technology, Inc. Methods of shaping vertical single crystal silicon walls and resulting structures
US7628932B2 (en) 2006-06-02 2009-12-08 Micron Technology, Inc. Wet etch suitable for creating square cuts in si
US7625776B2 (en) * 2006-06-02 2009-12-01 Micron Technology, Inc. Methods of fabricating intermediate semiconductor structures by selectively etching pockets of implanted silicon
US7494891B2 (en) * 2006-09-21 2009-02-24 International Business Machines Corporation Trench capacitor with void-free conductor fill
US7563670B2 (en) * 2006-11-13 2009-07-21 International Business Machines Corporation Method for etching single-crystal semiconductor selective to amorphous/polycrystalline semiconductor and structure formed by same
US7858514B2 (en) * 2007-06-29 2010-12-28 Qimonda Ag Integrated circuit, intermediate structure and a method of fabricating a semiconductor structure
US20090170331A1 (en) * 2007-12-27 2009-07-02 International Business Machines Corporation Method of forming a bottle-shaped trench by ion implantation
US7888723B2 (en) * 2008-01-18 2011-02-15 International Business Machines Corporation Deep trench capacitor in a SOI substrate having a laterally protruding buried strap
US9484269B2 (en) * 2010-06-24 2016-11-01 Globalfoundries Inc. Structure and method to control bottom corner threshold in an SOI device
US8592883B2 (en) * 2011-09-15 2013-11-26 Infineon Technologies Ag Semiconductor structure and method for making same
US20130102123A1 (en) * 2011-10-19 2013-04-25 Nanya Technology Corporation Method for fabricating single-sided buried strap in a semiconductor device
TW201440118A (zh) * 2013-04-11 2014-10-16 Anpec Electronics Corp 半導體功率元件的製作方法
KR102312040B1 (ko) * 2016-01-19 2021-10-14 한국전자통신연구원 반도체 소자의 선택적 도핑 방법
CN113497006A (zh) * 2020-03-20 2021-10-12 中芯国际集成电路制造(北京)有限公司 电容结构及其形成方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US629088A (en) * 1899-01-24 1899-07-18 William Schimper & Co Ink-well stand.
US6008103A (en) * 1998-02-27 1999-12-28 Siemens Aktiengesellschaft Method for forming trench capacitors in an integrated circuit
US6190988B1 (en) 1998-05-28 2001-02-20 International Business Machines Corporation Method for a controlled bottle trench for a dram storage node
US6225158B1 (en) 1998-05-28 2001-05-01 International Business Machines Corporation Trench storage dynamic random access memory cell with vertical transfer device
EP0971414A1 (de) 1998-06-15 2000-01-12 Siemens Aktiengesellschaft Grabenkondensator mit Isolationskragen und vergrabenen Kontakt und entsprechendes Herstellungsverfahren
US6177696B1 (en) * 1998-08-13 2001-01-23 International Business Machines Corporation Integration scheme enhancing deep trench capacitance in semiconductor integrated circuit devices
DE19842665C2 (de) * 1998-09-17 2001-10-11 Infineon Technologies Ag Herstellungsverfahren für einen Grabenkondensator mit einem Isolationskragen
US6232171B1 (en) * 1999-01-11 2001-05-15 Promos Technology, Inc. Technique of bottle-shaped deep trench formation
US6426254B2 (en) * 1999-06-09 2002-07-30 Infineon Technologies Ag Method for expanding trenches by an anisotropic wet etch
TW429613B (en) 1999-10-21 2001-04-11 Mosel Vitelic Inc Dynamic random access memory with trench type capacitor
US6319788B1 (en) 1999-12-14 2001-11-20 Infineon Technologies North America Corp. Semiconductor structure and manufacturing methods
US6282115B1 (en) 1999-12-22 2001-08-28 International Business Machines Corporation Multi-level DRAM trench store utilizing two capacitors and two plates
US6365485B1 (en) 2000-04-19 2002-04-02 Promos Tech., Inc, DRAM technology of buried plate formation of bottle-shaped deep trench
US6495411B1 (en) 2000-07-13 2002-12-17 Promos Technology Inc. Technique to improve deep trench capacitance by increasing surface thereof
US6437401B1 (en) 2001-04-03 2002-08-20 Infineon Technologies Ag Structure and method for improved isolation in trench storage cells
JP2003142604A (ja) * 2001-11-05 2003-05-16 Toshiba Corp 半導体記憶装置とその製造方法
TWI300948B (ja) * 2002-09-27 2008-09-11 Nanya Technology Corp

Also Published As

Publication number Publication date
KR20050001324A (ko) 2005-01-06
US6969648B2 (en) 2005-11-29
JP4091929B2 (ja) 2008-05-28
TWI294667B (en) 2008-03-11
TW200518277A (en) 2005-06-01
JP2005019994A (ja) 2005-01-20
US20050009268A1 (en) 2005-01-13

Similar Documents

Publication Publication Date Title
KR100537584B1 (ko) 트렌치 커패시터의 매입 플레이트 형성 방법
KR100708024B1 (ko) 수직형 트렌치들을 확장시키기 위한 방법 및 확장된 수직형 깊은 트렌치들을 형성하기 위한 방법
TW454341B (en) A trench capacitor with isolation collar
US6297088B1 (en) Method for forming a deep trench capacitor of a dram cell
US6566273B2 (en) Etch selectivity inversion for etching along crystallographic directions in silicon
US7812387B2 (en) Trench capacitor
US6066527A (en) Buried strap poly etch back (BSPE) process
TW522506B (en) A method for fabricating a trench capacitor
US6967136B2 (en) Method and structure for improved trench processing
US7713814B2 (en) Hybrid orientation substrate compatible deep trench capacitor embedded DRAM
US6495411B1 (en) Technique to improve deep trench capacitance by increasing surface thereof
US7214981B2 (en) Semiconductor devices having double-sided hemispherical silicon grain electrodes
US6013937A (en) Buffer layer for improving control of layer thickness
WO2003036709A2 (en) A method of forming a silicon dioxide layer on a curved silicon surface
US6828191B1 (en) Trench capacitor with an insulation collar and method for producing a trench capacitor
US6406970B1 (en) Buried strap formation without TTO deposition
US6458647B1 (en) Process flow for sacrificial collar with poly mask
JP3229279B2 (ja) トレンチ埋込みストラップを形成する方法
US7157328B2 (en) Selective etching to increase trench surface area
US6346445B1 (en) Method for fabricating semiconductor devices with dual gate oxides
US7115934B2 (en) Method and structure for enhancing trench capacitance
US6242357B1 (en) Method for forming a deep trench capacitor of a DRAM cell
US20040259368A1 (en) Method for forming a bottle-shaped trench

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee