KR100347444B1 - 기판의 1차 및 2차 측면 상의 동일한 커넥터 포인트레이아웃을 위한 라우팅 토폴로지 - Google Patents

기판의 1차 및 2차 측면 상의 동일한 커넥터 포인트레이아웃을 위한 라우팅 토폴로지 Download PDF

Info

Publication number
KR100347444B1
KR100347444B1 KR1020007008853A KR20007008853A KR100347444B1 KR 100347444 B1 KR100347444 B1 KR 100347444B1 KR 1020007008853 A KR1020007008853 A KR 1020007008853A KR 20007008853 A KR20007008853 A KR 20007008853A KR 100347444 B1 KR100347444 B1 KR 100347444B1
Authority
KR
South Korea
Prior art keywords
connection point
connection points
layout
trace
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020007008853A
Other languages
English (en)
Korean (ko)
Other versions
KR20010096460A (ko
Inventor
이도손엘.
노아얼로저
Original Assignee
인텔 코오퍼레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인텔 코오퍼레이션 filed Critical 인텔 코오퍼레이션
Publication of KR20010096460A publication Critical patent/KR20010096460A/ko
Application granted granted Critical
Publication of KR100347444B1 publication Critical patent/KR100347444B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10159—Memory
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10545—Related components mounted on both sides of the PCB

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Combinations Of Printed Boards (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
KR1020007008853A 1998-02-13 1999-01-25 기판의 1차 및 2차 측면 상의 동일한 커넥터 포인트레이아웃을 위한 라우팅 토폴로지 Expired - Fee Related KR100347444B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/023,388 US6118669A (en) 1998-02-13 1998-02-13 Routing topology for identical connector point layouts on primary and secondary sides of a substrate
US09/023,388 1998-02-13
PCT/US1999/001555 WO1999041770A2 (en) 1998-02-13 1999-01-25 Routing topology for identical connector point layouts on primary and secondary sides of a substrate

Publications (2)

Publication Number Publication Date
KR20010096460A KR20010096460A (ko) 2001-11-07
KR100347444B1 true KR100347444B1 (ko) 2002-08-03

Family

ID=21814799

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020007008853A Expired - Fee Related KR100347444B1 (ko) 1998-02-13 1999-01-25 기판의 1차 및 2차 측면 상의 동일한 커넥터 포인트레이아웃을 위한 라우팅 토폴로지

Country Status (6)

Country Link
US (1) US6118669A (enExample)
JP (1) JP4344088B2 (enExample)
KR (1) KR100347444B1 (enExample)
AU (1) AU2342199A (enExample)
TW (1) TW418420B (enExample)
WO (1) WO1999041770A2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6347041B1 (en) * 2000-01-21 2002-02-12 Dell Usa, L.P. Incremental phase correcting mechanisms for differential signals to decrease electromagnetic emissions
CN1211723C (zh) * 2000-04-04 2005-07-20 胜开科技股份有限公司 计算机卡制作方法
US6875930B2 (en) * 2002-04-18 2005-04-05 Hewlett-Packard Development Company, L.P. Optimized conductor routing for multiple components on a printed circuit board

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0249463A (ja) * 1988-05-27 1990-02-19 Matsushita Electron Corp 半導体装置
JP2793378B2 (ja) * 1991-03-28 1998-09-03 株式会社東芝 セミカスタム半導体集積回路マクロセル設計法
US5604710A (en) * 1994-05-20 1997-02-18 Mitsubishi Denki Kabushiki Kaisha Arrangement of power supply and data input/output pads in semiconductor memory device
US5841686A (en) * 1996-11-22 1998-11-24 Ma Laboratories, Inc. Dual-bank memory module with shared capacitors and R-C elements integrated into the module substrate
US5831890A (en) * 1996-12-16 1998-11-03 Sun Microsystems, Inc. Single in-line memory module having on-board regulation circuits

Also Published As

Publication number Publication date
US6118669A (en) 2000-09-12
WO1999041770A3 (en) 1999-09-23
KR20010096460A (ko) 2001-11-07
TW418420B (en) 2001-01-11
AU2342199A (en) 1999-08-30
JP2002517080A (ja) 2002-06-11
JP4344088B2 (ja) 2009-10-14
WO1999041770A2 (en) 1999-08-19

Similar Documents

Publication Publication Date Title
US5508938A (en) Special interconnect layer employing offset trace layout for advanced multi-chip module packages
JP4628714B2 (ja) 回路相互接続構造
EP0554077A1 (en) Packaging system
WO1984002631A1 (en) Semiconductor chip package
US20050186807A1 (en) Apparatus inteconnecting circuit board and mezzanine card or cards
US6011695A (en) External bus interface printed circuit board routing for a ball grid array integrated circuit package
EP1812967B1 (en) Off-width pitch for improved circuit card routing
US6670558B2 (en) Inline and “Y” input-output bus topology
US7282649B2 (en) Printed circuit board
US7285729B2 (en) Printed circuit board
KR100347444B1 (ko) 기판의 1차 및 2차 측면 상의 동일한 커넥터 포인트레이아웃을 위한 라우팅 토폴로지
US6840808B2 (en) Connector for a plurality of switching assemblies with compatible interfaces
US6608756B2 (en) Bridging board
US6662250B1 (en) Optimized routing strategy for multiple synchronous bus groups
US6477060B1 (en) Dual channel bus routing using asymmetric striplines
US6812576B1 (en) Fanned out interconnect via structure for electronic package substrates
GB2092830A (en) Multilayer Printed Circuit Board
US12068554B2 (en) Dual-path high-speed interconnect PCB layout solution
US6618787B2 (en) Computer printed circuit system board with LVD SCSI device direct connector
CN110611990A (zh) 印刷电路板组合及应用所述印刷电路板组合的电子装置
US7088199B2 (en) Method and stiffener-embedded waveguide structure for implementing enhanced data transfer
US7269028B2 (en) Trace-pad interface for improved signal quality
KR100505641B1 (ko) 메모리 모듈 및 이를 구비하는 메모리 시스템
US8125087B2 (en) High-density flip-chip interconnect
JPS62272560A (ja) マルチチツプパツケ−ジのクロツク回路接続構造

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20090721

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20100724

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20100724

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000