AU2342199A - Routing topology for identical connector point layouts on primary and secondary sides of a substrate - Google Patents

Routing topology for identical connector point layouts on primary and secondary sides of a substrate

Info

Publication number
AU2342199A
AU2342199A AU23421/99A AU2342199A AU2342199A AU 2342199 A AU2342199 A AU 2342199A AU 23421/99 A AU23421/99 A AU 23421/99A AU 2342199 A AU2342199 A AU 2342199A AU 2342199 A AU2342199 A AU 2342199A
Authority
AU
Australia
Prior art keywords
primary
substrate
secondary sides
routing topology
identical connector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU23421/99A
Other languages
English (en)
Inventor
Earl Roger Noar
Dawson L. Yee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU2342199A publication Critical patent/AU2342199A/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10159—Memory
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10545—Related components mounted on both sides of the PCB

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Combinations Of Printed Boards (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
AU23421/99A 1998-02-13 1999-01-25 Routing topology for identical connector point layouts on primary and secondary sides of a substrate Abandoned AU2342199A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09023388 1998-02-13
US09/023,388 US6118669A (en) 1998-02-13 1998-02-13 Routing topology for identical connector point layouts on primary and secondary sides of a substrate
PCT/US1999/001555 WO1999041770A2 (en) 1998-02-13 1999-01-25 Routing topology for identical connector point layouts on primary and secondary sides of a substrate

Publications (1)

Publication Number Publication Date
AU2342199A true AU2342199A (en) 1999-08-30

Family

ID=21814799

Family Applications (1)

Application Number Title Priority Date Filing Date
AU23421/99A Abandoned AU2342199A (en) 1998-02-13 1999-01-25 Routing topology for identical connector point layouts on primary and secondary sides of a substrate

Country Status (6)

Country Link
US (1) US6118669A (enExample)
JP (1) JP4344088B2 (enExample)
KR (1) KR100347444B1 (enExample)
AU (1) AU2342199A (enExample)
TW (1) TW418420B (enExample)
WO (1) WO1999041770A2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6347041B1 (en) * 2000-01-21 2002-02-12 Dell Usa, L.P. Incremental phase correcting mechanisms for differential signals to decrease electromagnetic emissions
CN1211723C (zh) * 2000-04-04 2005-07-20 胜开科技股份有限公司 计算机卡制作方法
US6875930B2 (en) * 2002-04-18 2005-04-05 Hewlett-Packard Development Company, L.P. Optimized conductor routing for multiple components on a printed circuit board

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0249463A (ja) * 1988-05-27 1990-02-19 Matsushita Electron Corp 半導体装置
JP2793378B2 (ja) * 1991-03-28 1998-09-03 株式会社東芝 セミカスタム半導体集積回路マクロセル設計法
US5604710A (en) * 1994-05-20 1997-02-18 Mitsubishi Denki Kabushiki Kaisha Arrangement of power supply and data input/output pads in semiconductor memory device
US5841686A (en) * 1996-11-22 1998-11-24 Ma Laboratories, Inc. Dual-bank memory module with shared capacitors and R-C elements integrated into the module substrate
US5831890A (en) * 1996-12-16 1998-11-03 Sun Microsystems, Inc. Single in-line memory module having on-board regulation circuits

Also Published As

Publication number Publication date
TW418420B (en) 2001-01-11
US6118669A (en) 2000-09-12
JP4344088B2 (ja) 2009-10-14
WO1999041770A2 (en) 1999-08-19
KR100347444B1 (ko) 2002-08-03
JP2002517080A (ja) 2002-06-11
WO1999041770A3 (en) 1999-09-23
KR20010096460A (ko) 2001-11-07

Similar Documents

Publication Publication Date Title
AU7060798A (en) Design of computer networks
AU5199899A (en) Method and installation for etching a substrate
AU5927999A (en) A routing arrangement
AU6462298A (en) Improved transformer coupler for communication over various electrical power lines
AU9027898A (en) Circuits and methods for a ring network
AU2062301A (en) A method and system for discovery of trades between parties
AU8808998A (en) Centralized management of communication devices
AU3005395A (en) Microelectronic integrated circuit structure and method using three directional interconnect routing based on hexagonal geometry
AU2084299A (en) Information routing
EP0908937A3 (en) Hard etch mask
AU3467595A (en) Integrated management of multiple networks with different topologies
AU1720399A (en) Fully flexible routing service for an advanced intelligent network
AU6047699A (en) A thermal connector for joining mobile electronic devices to docking stations
AU2321899A (en) Computer network having commonly located computing systems
AU5572598A (en) Seal for an electrical connector, method for manufacturing seal and use of a seal
AU2934699A (en) Demoludator circuits
AU6033698A (en) Formation of superconducting devices using a selective etching technique
GB9707549D0 (en) Design of computer networks
AU2001292199A1 (en) Method for the formation of a pattern on an insulating substrate
AUPP224298A0 (en) Improved manner of electrical connection
AU6255498A (en) Connector for edge of pcb
AU7412098A (en) Alignment tolerant overlay directional coupler
AU2134100A (en) A broadband microstrip-waveguide junction
AU4784299A (en) Procedure and system for setting up a telecommunication connection
AU7063298A (en) Etching method

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase