KR100319614B1 - 반도체 소자의 배선 형성 방법 - Google Patents
반도체 소자의 배선 형성 방법 Download PDFInfo
- Publication number
- KR100319614B1 KR100319614B1 KR1019990012336A KR19990012336A KR100319614B1 KR 100319614 B1 KR100319614 B1 KR 100319614B1 KR 1019990012336 A KR1019990012336 A KR 1019990012336A KR 19990012336 A KR19990012336 A KR 19990012336A KR 100319614 B1 KR100319614 B1 KR 100319614B1
- Authority
- KR
- South Korea
- Prior art keywords
- wiring
- forming
- layer
- contact hole
- tungsten
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 52
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000010410 layer Substances 0.000 claims abstract description 98
- 238000000034 method Methods 0.000 claims abstract description 65
- 229910052721 tungsten Inorganic materials 0.000 claims abstract description 58
- 239000010937 tungsten Substances 0.000 claims abstract description 58
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims abstract description 50
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims abstract description 30
- 239000012790 adhesive layer Substances 0.000 claims abstract description 20
- 229910052786 argon Inorganic materials 0.000 claims abstract description 17
- 239000000463 material Substances 0.000 claims abstract description 14
- 238000004544 sputter deposition Methods 0.000 claims abstract description 14
- 238000005530 etching Methods 0.000 claims abstract description 6
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 13
- -1 tungsten nitride Chemical class 0.000 claims description 12
- 230000004888 barrier function Effects 0.000 claims description 10
- 238000009792 diffusion process Methods 0.000 claims description 10
- 239000010949 copper Substances 0.000 claims description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 8
- 229910052802 copper Inorganic materials 0.000 claims description 8
- 239000007789 gas Substances 0.000 claims description 8
- 239000010936 titanium Substances 0.000 claims description 7
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 5
- 229910052719 titanium Inorganic materials 0.000 claims description 5
- 230000008569 process Effects 0.000 abstract description 46
- 238000000151 deposition Methods 0.000 abstract description 5
- 239000011800 void material Substances 0.000 abstract description 4
- 239000000758 substrate Substances 0.000 description 15
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 4
- 239000002245 particle Substances 0.000 description 4
- JPVYNHNXODAKFH-UHFFFAOYSA-N Cu2+ Chemical compound [Cu+2] JPVYNHNXODAKFH-UHFFFAOYSA-N 0.000 description 3
- 229910001431 copper ion Inorganic materials 0.000 description 3
- 239000003292 glue Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76867—Barrier, adhesion or liner layers characterized by methods of formation other than PVD, CVD or deposition from a liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76876—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for deposition from the gas phase, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (6)
- 제1절연막을 형성하는 공정과,상기 제1절연막위에 접착층 및 하층배선을 순차 형성하는 공정과,상기 하층 배선위에 제2절연막을 형성하는 공정과,상기 제2절연막을 선택적으로 식각하여 상기 하층 배선위에 콘택홀을 형성하는 공정과,상기 콘택홀 저면의 하층배선의 소정깊이가 식각될때까지 아르곤 스퍼터링법으로 전세하여, 상기 콘택홀의 내벽에 하층배선재료의 재증착층을 형성하는 공정과,상기 콘택홀내부에 도전성 플러그를 선택적으로 형성하는 공정과,상기 도전성 플러그 및 상기 제2절연막 상면에 상층 배선을 형성하는 공정을 포함하는 반도체 소자의 배선형성방법.
- 제1항에 있어서, 상기 전세하는 공정은, 소스파워 500W, 바이어스 파워 250W, 아르곤 가스유량 5sccm, 챔버내 압력 0.5mTorr의 조건으로 약 25초간 스퍼터링하는 공정인 것을 특징으로 하는 반도체 소자의 배선형성방법.
- 제1항에 있어서, 상기 하층 배선의 재료는 텅스텐, 티타늄, 티타늄질화막, 탄탈륨질화막, 텅스텐 질화막중의 어느하나인 것을 특징으로 하는 반도체 소자의 배선형성방법.
- 제1항에 있어서, 상기 하층배선을 형성하는 공정이후에, 확산방지막을 형성하는 공정을 포함하여 이루어진 것을 특징으로 하는 반도체 소자의 배선형성방법.
- 제5항에 있어서, 상기 하층배선의 재료는 구리인 것을 특징으로 하는 반도체 소자의 배선형성방법.
- 제1항에 있어서, 상기 재증착층의 두께는 약 50Å 정도인 것을 특징으로 하는 반도체 소자의 배선형성방법.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990012336A KR100319614B1 (ko) | 1999-04-08 | 1999-04-08 | 반도체 소자의 배선 형성 방법 |
US09/441,893 US6548410B2 (en) | 1999-04-08 | 1999-11-17 | Method of fabricating wires for semiconductor devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990012336A KR100319614B1 (ko) | 1999-04-08 | 1999-04-08 | 반도체 소자의 배선 형성 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20000065721A KR20000065721A (ko) | 2000-11-15 |
KR100319614B1 true KR100319614B1 (ko) | 2002-01-05 |
Family
ID=19579131
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990012336A KR100319614B1 (ko) | 1999-04-08 | 1999-04-08 | 반도체 소자의 배선 형성 방법 |
Country Status (2)
Country | Link |
---|---|
US (1) | US6548410B2 (ko) |
KR (1) | KR100319614B1 (ko) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101080201B1 (ko) * | 2009-07-29 | 2011-11-07 | 주식회사 하이닉스반도체 | 확산 방지막을 포함하는 반도체 소자 및 그것의 제조방법 |
KR101101192B1 (ko) * | 2004-08-26 | 2012-01-03 | 동부일렉트로닉스 주식회사 | 반도체 소자의 금속 배선 형성 방법 |
KR101102739B1 (ko) * | 2007-02-05 | 2012-01-05 | 도쿄엘렉트론가부시키가이샤 | 성막 방법, 기판 처리 장치, 및 반도체 장치 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100452421B1 (ko) * | 2001-12-27 | 2004-10-12 | 동부전자 주식회사 | 반도체 소자의 금속 배선 공정중 이물 제거 방법 |
KR20030087161A (ko) * | 2002-05-07 | 2003-11-13 | 아남반도체 주식회사 | 반도체 소자의 금속배선 상에 존재하는 잔류물 제거 방법 |
JP4209178B2 (ja) * | 2002-11-26 | 2009-01-14 | 新光電気工業株式会社 | 電子部品実装構造及びその製造方法 |
US7241696B2 (en) * | 2002-12-11 | 2007-07-10 | International Business Machines Corporation | Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer |
KR100553684B1 (ko) * | 2003-05-07 | 2006-02-24 | 삼성전자주식회사 | 반도체 소자의 콘택 구조체 및 그 형성방법 |
US11355391B2 (en) * | 2019-03-18 | 2022-06-07 | Applied Materials, Inc. | Method for forming a metal gapfill |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3569265D1 (en) * | 1985-01-17 | 1989-05-11 | Ibm Deutschland | Process for the production of low-resistance contacts |
US5288664A (en) * | 1990-07-11 | 1994-02-22 | Fujitsu Ltd. | Method of forming wiring of semiconductor device |
US5231053A (en) * | 1990-12-27 | 1993-07-27 | Intel Corporation | Process of forming a tri-layer titanium coating for an aluminum layer of a semiconductor device |
US5286674A (en) * | 1992-03-02 | 1994-02-15 | Motorola, Inc. | Method for forming a via structure and semiconductor device having the same |
US5486492A (en) * | 1992-10-30 | 1996-01-23 | Kawasaki Steel Corporation | Method of forming multilayered wiring structure in semiconductor device |
US5385868A (en) * | 1994-07-05 | 1995-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Upward plug process for metal via holes |
US6066558A (en) * | 1996-03-05 | 2000-05-23 | Tokyo Electron Limited | Multilevel interconnection forming method for forming a semiconductor device |
US5756396A (en) * | 1996-05-06 | 1998-05-26 | Taiwan Semiconductor Manufacturing Company Ltd | Method of making a multi-layer wiring structure having conductive sidewall etch stoppers and a stacked plug interconnect |
US5702869A (en) * | 1996-06-07 | 1997-12-30 | Vanguard International Semiconductor Corporation | Soft ashing method for removing fluorinated photoresists layers from semiconductor substrates |
-
1999
- 1999-04-08 KR KR1019990012336A patent/KR100319614B1/ko not_active IP Right Cessation
- 1999-11-17 US US09/441,893 patent/US6548410B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101101192B1 (ko) * | 2004-08-26 | 2012-01-03 | 동부일렉트로닉스 주식회사 | 반도체 소자의 금속 배선 형성 방법 |
KR101102739B1 (ko) * | 2007-02-05 | 2012-01-05 | 도쿄엘렉트론가부시키가이샤 | 성막 방법, 기판 처리 장치, 및 반도체 장치 |
KR101080201B1 (ko) * | 2009-07-29 | 2011-11-07 | 주식회사 하이닉스반도체 | 확산 방지막을 포함하는 반도체 소자 및 그것의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20000065721A (ko) | 2000-11-15 |
US20020068461A1 (en) | 2002-06-06 |
US6548410B2 (en) | 2003-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5654233A (en) | Step coverage enhancement process for sub half micron contact/via | |
US5514622A (en) | Method for the formation of interconnects and landing pads having a thin, conductive film underlying the plug or an associated contact of via hole | |
EP1041614B1 (en) | Plasma cleaning process for openings formed in one or more low dielectric constant insulation layers over copper metallization integrated circuit structures | |
TWI236099B (en) | A method for depositing a metal layer on a semiconductor interconnect structure | |
KR100599434B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
TWI257645B (en) | Barrier metal re-distribution process for resistivity reduction | |
JP2002118109A (ja) | 半導体装置のダマシン配線形成方法およびそれによって形成されたダマシン配線構造体 | |
KR20030000821A (ko) | 듀얼 다마신 배선 형성방법 | |
US5960314A (en) | Semiconductor processing method of providing an electrically conductive interconnecting plug between an elevationally conductive node and an elevationally outer electrically conductive node | |
US5580821A (en) | Semiconductor processing method of forming an electrically conductive contact plug | |
JP2002170885A (ja) | 半導体装置の製造方法 | |
US6027994A (en) | Method to fabricate a dual metal-damascene structure in a substrate | |
KR100319614B1 (ko) | 반도체 소자의 배선 형성 방법 | |
JP4339152B2 (ja) | 配線構造の形成方法 | |
JP3408463B2 (ja) | 半導体装置の製造方法 | |
US7060609B2 (en) | Method of manufacturing a semiconductor device | |
KR100364260B1 (ko) | 반도체 집적 회로의 제조 방법 | |
US20100072622A1 (en) | Method for forming Barrier Layer and the Related Damascene Structure | |
US5915202A (en) | Blanket etching process for formation of tungsten plugs | |
KR100370143B1 (ko) | 반도체 소자의 콘택 플러그 형성 방법 | |
US6117758A (en) | Etch removal of aluminum islands during manufacture of semiconductor device wiring layer | |
KR100571677B1 (ko) | 키홀 억제용 텅스텐 증착 방법 | |
US6316355B1 (en) | Method for forming metal wire using titanium film in semiconductor device having contact holes | |
JPH09237768A (ja) | 半導体装置及びその製造方法 | |
JPH04225550A (ja) | メタルプラグの形成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20121121 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20131122 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20141126 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20151120 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20161125 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20171124 Year of fee payment: 17 |
|
LAPS | Lapse due to unpaid annual fee |