JPWO2023090013A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2023090013A5
JPWO2023090013A5 JP2023522512A JP2023522512A JPWO2023090013A5 JP WO2023090013 A5 JPWO2023090013 A5 JP WO2023090013A5 JP 2023522512 A JP2023522512 A JP 2023522512A JP 2023522512 A JP2023522512 A JP 2023522512A JP WO2023090013 A5 JPWO2023090013 A5 JP WO2023090013A5
Authority
JP
Japan
Prior art keywords
heat sink
circuit board
insulating layer
circuit
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2023522512A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023090013A1 (https=
JP7424542B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2022/038417 external-priority patent/WO2023090013A1/ja
Publication of JPWO2023090013A1 publication Critical patent/JPWO2023090013A1/ja
Publication of JPWO2023090013A5 publication Critical patent/JPWO2023090013A5/ja
Application granted granted Critical
Publication of JP7424542B2 publication Critical patent/JP7424542B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2023522512A 2021-11-19 2022-10-14 ヒートシンク付回路基板およびその製造方法、ならびに半導体装置およびその製造方法 Active JP7424542B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2021188502 2021-11-19
JP2021188502 2021-11-19
JP2022007786 2022-01-21
JP2022007786 2022-01-21
PCT/JP2022/038417 WO2023090013A1 (ja) 2021-11-19 2022-10-14 ヒートシンク付回路基板およびその製造方法、ならびに半導体装置およびその製造方法

Publications (3)

Publication Number Publication Date
JPWO2023090013A1 JPWO2023090013A1 (https=) 2023-05-25
JPWO2023090013A5 true JPWO2023090013A5 (https=) 2023-10-24
JP7424542B2 JP7424542B2 (ja) 2024-01-30

Family

ID=86396839

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023522512A Active JP7424542B2 (ja) 2021-11-19 2022-10-14 ヒートシンク付回路基板およびその製造方法、ならびに半導体装置およびその製造方法

Country Status (2)

Country Link
JP (1) JP7424542B2 (https=)
WO (1) WO2023090013A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2025013919A1 (https=) * 2023-07-12 2025-01-16

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3605547B2 (ja) * 1999-06-11 2004-12-22 松下電器産業株式会社 放熱基板及びその製造方法
JP2001203313A (ja) 1999-11-09 2001-07-27 Matsushita Electric Ind Co Ltd 熱伝導基板およびその製造方法
JP2001210764A (ja) * 2000-01-26 2001-08-03 Matsushita Electric Works Ltd 熱伝導基板及びその製造方法
JP2007311770A (ja) * 2006-04-17 2007-11-29 Mitsubishi Electric Corp 半導体装置
JP2014090103A (ja) 2012-10-31 2014-05-15 Denso Corp モールドパッケージおよびその製造方法

Similar Documents

Publication Publication Date Title
US7843058B2 (en) Flip chip packages with spacers separating heat sinks and substrates
TWI239581B (en) Semiconductor device and method of manufacturing the same
US6288900B1 (en) Warpage compensating heat spreader
US20080284047A1 (en) Chip Package with Stiffener Ring
CN105118788B (zh) 三维集成电路的制造方法
JPH0758254A (ja) マルチチップモジュール及びその製造方法
TWI733142B (zh) 電子封裝件
KR102737355B1 (ko) 반도체 디바이스 및 그의 제조 방법
CN103311222B (zh) 半导体封装件及其形成方法
CN104217966A (zh) 包括两个基板的功率模块及其制造方法
CN115116860B (zh) 芯片封装方法及芯片
US20210074554A1 (en) Embedded component package structure and manufacturing method thereof
US9258890B2 (en) Support structure for stacked integrated circuit dies
CN112349662B (zh) 半导体封装件
US11380650B2 (en) Batch manufacture of component carriers
US20070045791A1 (en) Semiconductor device and manufacturing method thereof
JPWO2023090013A5 (https=)
US8906749B2 (en) Method for fabricating a semiconductor device
US8810028B1 (en) Integrated circuit packaging devices and methods
US6602739B1 (en) Method for making multichip module substrates by encapsulating electrical conductors and filling gaps
WO2021234849A1 (ja) 半導体装置およびその製造方法
CN117878062A (zh) 一种扇出封装结构、扇出封装的半导体器件及制备方法
US6706624B1 (en) Method for making multichip module substrates by encapsulating electrical conductors
US7659608B2 (en) Stacked die semiconductor device having circuit tape
Lim et al. Comprehensive study on effect of chip layout and mold thickness on die shift and warpage for FOWLP applications