JPWO2023032833A1 - - Google Patents

Info

Publication number
JPWO2023032833A1
JPWO2023032833A1 JP2023545522A JP2023545522A JPWO2023032833A1 JP WO2023032833 A1 JPWO2023032833 A1 JP WO2023032833A1 JP 2023545522 A JP2023545522 A JP 2023545522A JP 2023545522 A JP2023545522 A JP 2023545522A JP WO2023032833 A1 JPWO2023032833 A1 JP WO2023032833A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2023545522A
Other languages
Japanese (ja)
Other versions
JPWO2023032833A5 (https=
JP7690038B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2023032833A1 publication Critical patent/JPWO2023032833A1/ja
Publication of JPWO2023032833A5 publication Critical patent/JPWO2023032833A5/ja
Application granted granted Critical
Publication of JP7690038B2 publication Critical patent/JP7690038B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1908—Preparing SOI wafers using silicon implanted buried insulating layers, e.g. oxide layers [SIMOX]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/286—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials
    • H10P50/287—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials by chemical means
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00—Working by laser beam, e.g. welding, cutting or boring
    • B23K26/50—Working by transmitting the laser beam through or within the workpiece
    • B23K26/53—Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00—Bonding of wafers, substrates or parts of devices
    • H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
    • H10P52/40—Chemomechanical polishing [CMP]
    • H10P52/402—Chemomechanical polishing [CMP] of semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/04—Apparatus for manufacture or treatment
    • H10P72/0402—Apparatus for fluid treatment
    • H10P72/0418—Apparatus for fluid treatment for etching
    • H10P72/0422—Apparatus for fluid treatment for etching for wet etching
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/04—Apparatus for manufacture or treatment
    • H10P72/0428—Apparatus for mechanical treatment or grinding or cutting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/30—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations
    • H10P72/32—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for conveying, e.g. between different workstations between different workstations
    • H10P72/3218—Conveying cassettes, containers or carriers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/76—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches
    • H10P72/7604—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support
    • H10P72/7618—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a movable susceptor, stage or support, others than those only rotating on their own vertical axis, e.g. susceptors on a rotating carrousel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/76—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches
    • H10P72/7604—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support
    • H10P72/7624—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using mechanical means, e.g. clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Oil, Petroleum & Natural Gas (AREA)
  • Plasma & Fusion (AREA)
  • Mechanical Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
JP2023545522A 2021-09-06 2022-08-26 基板処理方法及び基板処理装置 Active JP7690038B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2021145022 2021-09-06
JP2021145022 2021-09-06
JP2021200094 2021-12-09
JP2021200094 2021-12-09
PCT/JP2022/032169 WO2023032833A1 (ja) 2021-09-06 2022-08-26 基板処理方法及び基板処理装置

Publications (3)

Publication Number Publication Date
JPWO2023032833A1 true JPWO2023032833A1 (https=) 2023-03-09
JPWO2023032833A5 JPWO2023032833A5 (https=) 2024-05-22
JP7690038B2 JP7690038B2 (ja) 2025-06-09

Family

ID=85412654

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023545522A Active JP7690038B2 (ja) 2021-09-06 2022-08-26 基板処理方法及び基板処理装置

Country Status (4)

Country Link
US (1) US20240355669A1 (https=)
JP (1) JP7690038B2 (https=)
KR (1) KR20240050470A (https=)
WO (1) WO2023032833A1 (https=)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4663037B2 (ja) * 1997-12-26 2011-03-30 セイコーエプソン株式会社 酸化珪素膜の製造方法
JP2016097419A (ja) * 2014-11-19 2016-05-30 キヤノンマシナリー株式会社 レーザ加工方法、レーザ加工装置、およびレーザ加工品
JP2018137403A (ja) * 2017-02-23 2018-08-30 大日本印刷株式会社 表示装置の製造方法および光照射装置
JP2018169556A (ja) * 2017-03-30 2018-11-01 大日本印刷株式会社 表示装置形成用基板、表示装置および表示装置の製造方法
WO2020213478A1 (ja) * 2019-04-19 2020-10-22 東京エレクトロン株式会社 処理装置及び処理方法
JP2021015832A (ja) * 2019-07-10 2021-02-12 東京エレクトロン株式会社 分離装置及び分離方法
WO2021084902A1 (ja) * 2019-10-29 2021-05-06 東京エレクトロン株式会社 チップ付き基板の製造方法、及び基板処理装置
JP7304433B2 (ja) * 2019-12-26 2023-07-06 東京エレクトロン株式会社 基板処理方法及び基板処理装置
JP7308292B2 (ja) * 2019-12-26 2023-07-13 東京エレクトロン株式会社 基板処理装置及び基板処理方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101219749B1 (ko) 2004-10-22 2013-01-21 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체장치

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4663037B2 (ja) * 1997-12-26 2011-03-30 セイコーエプソン株式会社 酸化珪素膜の製造方法
JP2016097419A (ja) * 2014-11-19 2016-05-30 キヤノンマシナリー株式会社 レーザ加工方法、レーザ加工装置、およびレーザ加工品
JP2018137403A (ja) * 2017-02-23 2018-08-30 大日本印刷株式会社 表示装置の製造方法および光照射装置
JP2018169556A (ja) * 2017-03-30 2018-11-01 大日本印刷株式会社 表示装置形成用基板、表示装置および表示装置の製造方法
WO2020213478A1 (ja) * 2019-04-19 2020-10-22 東京エレクトロン株式会社 処理装置及び処理方法
JP2021015832A (ja) * 2019-07-10 2021-02-12 東京エレクトロン株式会社 分離装置及び分離方法
WO2021084902A1 (ja) * 2019-10-29 2021-05-06 東京エレクトロン株式会社 チップ付き基板の製造方法、及び基板処理装置
JP7304433B2 (ja) * 2019-12-26 2023-07-06 東京エレクトロン株式会社 基板処理方法及び基板処理装置
JP7308292B2 (ja) * 2019-12-26 2023-07-13 東京エレクトロン株式会社 基板処理装置及び基板処理方法

Also Published As

Publication number Publication date
US20240355669A1 (en) 2024-10-24
WO2023032833A1 (ja) 2023-03-09
KR20240050470A (ko) 2024-04-18
JP7690038B2 (ja) 2025-06-09

Similar Documents

Publication Publication Date Title
CH718821A4 (https=)
JPWO2023032833A1 (https=)
CN305716288S (https=)
CN305528205S (https=)
CN305537056S (https=)
CN305537021S (https=)
CN305536470S (https=)
CN305534040S (https=)
CN305533863S (https=)
CN305533528S (https=)
CN305533453S (https=)
CN305533199S (https=)
CN305532959S (https=)
CN305532931S (https=)
CN305529889S (https=)
CN305529124S (https=)
CN305713288S (https=)
CN305713189S (https=)
CN305712069S (https=)
CN305710080S (https=)
CN305708672S (https=)
CN305562382S (https=)
CN305707271S (https=)
CN305691467S (https=)
CN305689240S (https=)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240227

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240227

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250430

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250528

R150 Certificate of patent or registration of utility model

Ref document number: 7690038

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150