JPWO2012043764A1 - Adhesive composition, method for manufacturing semiconductor device, and semiconductor device - Google Patents

Adhesive composition, method for manufacturing semiconductor device, and semiconductor device Download PDF

Info

Publication number
JPWO2012043764A1
JPWO2012043764A1 JP2012512163A JP2012512163A JPWO2012043764A1 JP WO2012043764 A1 JPWO2012043764 A1 JP WO2012043764A1 JP 2012512163 A JP2012512163 A JP 2012512163A JP 2012512163 A JP2012512163 A JP 2012512163A JP WO2012043764 A1 JPWO2012043764 A1 JP WO2012043764A1
Authority
JP
Japan
Prior art keywords
adhesive composition
semiconductor device
semiconductor
connection
bis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012512163A
Other languages
Japanese (ja)
Other versions
JP5373192B2 (en
Inventor
一尊 本田
一尊 本田
永井 朗
朗 永井
榎本 哲也
哲也 榎本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corporation
Showa Denko Materials Co Ltd
Original Assignee
Resonac Corporation
Hitachi Chemical Co Ltd
Showa Denko Materials Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Resonac Corporation, Hitachi Chemical Co Ltd, Showa Denko Materials Co Ltd filed Critical Resonac Corporation
Priority to JP2012512163A priority Critical patent/JP5373192B2/en
Application granted granted Critical
Publication of JP5373192B2 publication Critical patent/JP5373192B2/en
Publication of JPWO2012043764A1 publication Critical patent/JPWO2012043764A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J163/00Adhesives based on epoxy resins; Adhesives based on derivatives of epoxy resins
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J11/00Features of adhesives not provided for in group C09J9/00, e.g. additives
    • C09J11/02Non-macromolecular additives
    • C09J11/06Non-macromolecular additives organic
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J7/00Adhesives in the form of films or foils
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08KUse of inorganic or non-macromolecular organic substances as compounding ingredients
    • C08K9/00Use of pretreated ingredients
    • C08K9/04Ingredients treated with organic substances
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/0557Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05616Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • H01L2224/1148Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9211Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06565Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01012Magnesium [Mg]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10335Indium phosphide [InP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Organic Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Adhesive Tapes (AREA)

Abstract

本発明は、半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置において接続部を封止する接着剤組成物であって、エポキシ樹脂と、硬化剤と、アクリル系表面処理フィラーとを含有する接着剤組成物に関する。The present invention relates to a semiconductor device in which connection portions of a semiconductor chip and a printed circuit board are electrically connected to each other, or a connection portion in a semiconductor device in which connection portions of a plurality of semiconductor chips are electrically connected to each other. It is related with the adhesive composition containing an epoxy resin, a hardening | curing agent, and an acryl-type surface treatment filler.

Description

本発明は、接着剤組成物、半導体装置の製造方法及び半導体装置に関する。   The present invention relates to an adhesive composition, a method for manufacturing a semiconductor device, and a semiconductor device.

近年、半導体チップを基板に実装し接続するには、金ワイヤ等の金属細線を用いるワイヤーボンディング方式が広く用いられている。一方、半導体装置に対する小型化、薄型化、高機能、高集積化、高速化等の要求に対応するため、半導体チップ及び基板間にバンプと呼ばれる導電性突起を形成して、半導体チップと基板と接続するフリップチップ接続方式(FC接続方式)が広まりつつある。   In recent years, in order to mount and connect a semiconductor chip to a substrate, a wire bonding method using a fine metal wire such as a gold wire has been widely used. On the other hand, in order to meet the demands for downsizing, thinning, high functionality, high integration, high speed, etc., for semiconductor devices, conductive protrusions called bumps are formed between the semiconductor chip and the substrate, Flip chip connection methods (FC connection methods) for connection are becoming widespread.

例えば、半導体チップ及び基板間の接続に関して、BGA(Ball Grid Array)、CSP(Chip Size Package)等に盛んに用いられているCOB(Chip On Board)型の接続方式もFC接続方式に該当する。また、FC接続方式は、半導体チップ上に接続部(バンプや配線)を形成して、半導体チップ間を接続するCOC(Chip On Chip)型の接続方式にも広く用いられている(例えば、特許文献1参照)。   For example, for connection between a semiconductor chip and a substrate, a COB (Chip On Board) type connection method that is actively used in BGA (Ball Grid Array), CSP (Chip Size Package), and the like also corresponds to the FC connection method. The FC connection method is also widely used in a COC (Chip On Chip) type connection method in which connection portions (bumps and wirings) are formed on a semiconductor chip to connect the semiconductor chips (for example, patents). Reference 1).

しかしながら、更なる小型化、薄型化、高機能化の要求に対応するため、上述した接続方式を積層・多段化したチップスタック型パッケージやPOP(Package On Package)、TSV(Through−Silicon Via)等も広く普及し始めている。このような積層・多段化技術は、半導体チップ等を三次元的に配置することから、二次元的に配置する手法と比較してパッケージを小さくできる。特に、TSV技術は、半導体の性能向上、ノイズ低減、実装面積の削減、省電力化にも有効であり、次世代の半導体配線技術として注目されている。   However, in order to meet the demands for further miniaturization, thinning, and high functionality, chip stack type packages, POPs (Package On Packages), TSVs (Through-Silicon Vias), etc., in which the above-mentioned connection methods are stacked and multistaged, etc. Has also started to spread widely. Such stacking / multi-stage technology arranges semiconductor chips and the like three-dimensionally, so that the package can be made smaller than the two-dimensional arrangement technique. In particular, the TSV technology is effective for improving semiconductor performance, reducing noise, reducing the mounting area, and saving power, and is attracting attention as a next-generation semiconductor wiring technology.

ところで、上記接続部(バンプや配線)に用いられる主な金属としては、はんだ、スズ、金、銀、銅、ニッケル等があり、これらの複数種を含んだ導電材料も用いられている。接続部に用いられる金属は、表面が酸化して酸化膜が生成してしまうことや、表面に酸化物等の不純物が付着してしまうことにより、接続部の接続面に不純物が生じる場合がある。このような不純物が残存すると、半導体チップ及び基板間や2つの半導体チップ間における接続性・絶縁信頼性が低下し、上述した接続方式を採用するメリットが損なわれてしまうことが懸念される。   By the way, as a main metal used for the connection part (bump or wiring), there are solder, tin, gold, silver, copper, nickel and the like, and a conductive material including a plurality of these is also used. The metal used in the connection part may be oxidized on the surface and an oxide film may be formed, or impurities such as oxide may adhere to the surface, which may cause impurities on the connection surface of the connection part. . If such impurities remain, there is a concern that the connectivity / insulation reliability between the semiconductor chip and the substrate or between the two semiconductor chips is lowered, and the merit of employing the above-described connection method is impaired.

これらの不純物の発生を抑制すると共に接続性を向上させる方法としては、接続前に基板や半導体チップの表面に前処理を施す方法が挙げられ、OSP(Organic Solderbility Preservatives)処理に用いられるプリフラックスや防錆処理剤を施す方法が挙げられる。しかし、前処理後にプリフラックスや防錆処理剤が残存し劣化することで、接続性が低下する場合もある。   As a method for suppressing the generation of these impurities and improving the connectivity, there is a method in which a surface of a substrate or a semiconductor chip is subjected to a pretreatment before connection, and a preflux used in an OSP (Organic Solderability Preservatives) process The method of giving a rust preventive agent is mentioned. However, the pre-flux and the rust preventive agent may remain and deteriorate after pretreatment, which may reduce the connectivity.

一方、半導体チップ及び基板間等の接続部を半導体封止材料(半導体封止用接着剤)で封止する方法によれば、半導体チップ及び基板や半導体チップ同士の接続と同時に接続部を封止することが可能となる。そのため、接続部に用いられる金属の酸化や、接続部への不純物の付着を抑制し、接続部を外部環境から保護することができる。したがって、効果的に接続性・絶縁信頼性、作業性、生産性を向上させることができる。   On the other hand, according to the method of sealing the connection part between the semiconductor chip and the substrate with a semiconductor sealing material (adhesive for semiconductor sealing), the connection part is sealed simultaneously with the connection between the semiconductor chip and the substrate or the semiconductor chip. It becomes possible to do. Therefore, oxidation of the metal used for the connection part and adhesion of impurities to the connection part can be suppressed, and the connection part can be protected from the external environment. Therefore, it is possible to effectively improve connectivity / insulation reliability, workability, and productivity.

また、フリップチップ接続方式で製造された半導体装置では、半導体チップと基板との熱膨張係数差や半導体チップ同士の熱膨張係数差に由来する熱応力が接続部に集中して接続不良を起こさないようにするために、半導体チップ及び基板間等の空隙を半導体封止材料で封止する必要がある。特に、半導体チップと基板とでは熱膨張係数の異なる成分が用いられることが多く、半導体封止材料により封止して耐熱衝撃性を向上させることが求められる。   In addition, in a semiconductor device manufactured by a flip-chip connection method, thermal stress derived from a difference in thermal expansion coefficient between a semiconductor chip and a substrate or a difference in thermal expansion coefficient between semiconductor chips does not concentrate on the connection portion to cause a connection failure. In order to do so, it is necessary to seal the gap between the semiconductor chip and the substrate with a semiconductor sealing material. In particular, components having different thermal expansion coefficients are often used between the semiconductor chip and the substrate, and it is required to improve the thermal shock resistance by sealing with a semiconductor sealing material.

上述した半導体封止材料による封止方式には大きく分けて、Capillary−Flow方式とPre−applied方式とが挙げられる(例えば、特許文献2〜6参照)。Capillary−Flow方式とは、半導体チップ及び基板の接続後に、半導体チップ及び基板間の空隙に液状の半導体封止材料を毛細管現象によって注入する方式である。Pre−applied方式とは、半導体チップ及び基板の接続前に、半導体チップ又は基板にペースト状やフィルム状の半導体封止材料を供給した後、半導体チップと基板とを接続する方式である。これらの封止方式について、近年の半導体装置の小型化の進展に伴って、半導体チップ及び基板間等の空隙が狭くなっており、Capillary−Flow方式では注入に長時間必要で生産性が低下する場合や、注入できない場合、また、注入できても未充填部分が存在しボイドの原因となる場合がある。そのため、作業性・生産性・信頼性の観点からPre−applied方式が高機能・高集積・高速化可能なパッケージの作製方法として主流となっている。   The above-described sealing methods using a semiconductor sealing material are roughly classified into a capillary-flow method and a pre-applied method (for example, see Patent Documents 2 to 6). The Capillary-Flow method is a method in which a liquid semiconductor sealing material is injected into the gap between the semiconductor chip and the substrate by capillary action after the semiconductor chip and the substrate are connected. The pre-applied method is a method of connecting a semiconductor chip and a substrate after supplying a semiconductor sealing material in a paste or film form to the semiconductor chip or the substrate before connecting the semiconductor chip and the substrate. With these sealing methods, the gap between the semiconductor chip and the substrate is becoming narrower with the progress of miniaturization of semiconductor devices in recent years, and the Capillary-Flow method requires a long time for implantation and decreases productivity. In some cases, when injection is not possible, or even if injection is possible, an unfilled portion may exist and cause voids. Therefore, from the viewpoint of workability, productivity, and reliability, the pre-applied method has become the mainstream as a package manufacturing method capable of high functionality, high integration, and high speed.

特開2008−294382号公報JP 2008-294382 A 特開2001−223227号公報JP 2001-223227 A 特開2002−283098号公報JP 2002-283098 A 特開2005−272547号公報JP 2005-272547 A 特開2006−169407号公報JP 2006-169407 A 特開2006−188573号公報JP 2006-188573 A

上述したPre−applied方式では、加熱加圧による接続と同時に、半導体チップ及び基板間の空隙が半導体封止材料により封止されるため、半導体封止材料の含有成分は接続条件を考慮して選択する必要がある。一般に接続部同士の接続には、接続性・絶縁信頼性を十分に確保する観点から、金属接合が用いられている。金属接合は高温(例えば200℃以上)を用いた接続方式であるため、半導体封止材料中に残存する揮発成分や、半導体封止材料の含有成分の分解により新たに生じる揮発成分に起因して半導体封止材料が発泡してしまう場合がある。これにより、ボイドと呼ばれる気泡が発生し、半導体封止材料が半導体チップや基板から剥離してしまう。また、加熱加圧時・圧力開放時に、上記ボイドや半導体チップ等のスプリングバックが発生すると、接続部同士を接続する接続バンプの引きちぎれによる接続部の破壊等の接続不良が生じてしまう。これらに起因して、従来の半導体封止材料では、接続性・絶縁信頼性が低下することが懸念される。   In the above-mentioned pre-applied method, the gap between the semiconductor chip and the substrate is sealed with the semiconductor sealing material simultaneously with the connection by heating and pressurization. Therefore, the components contained in the semiconductor sealing material are selected in consideration of the connection conditions. There is a need to. In general, metal bonding is used for connection between connection portions from the viewpoint of sufficiently ensuring connectivity and insulation reliability. Since metal bonding is a connection method using a high temperature (for example, 200 ° C. or higher), it is caused by volatile components remaining in the semiconductor sealing material and newly generated volatile components by decomposition of the components contained in the semiconductor sealing material. The semiconductor sealing material may foam. Thereby, bubbles called voids are generated, and the semiconductor sealing material is peeled off from the semiconductor chip and the substrate. In addition, when springback occurs in the void or semiconductor chip during heating and pressurization / pressure release, connection failure such as breakage of the connection portion due to tearing of the connection bump connecting the connection portions occurs. Due to these reasons, there is a concern that the conventional semiconductor encapsulating material may deteriorate in connectivity and insulation reliability.

また、半導体封止材料が十分にフラックス活性(金属表面の酸化膜や不純物の除去効果)を有していない場合、金属表面の酸化膜や不純物を除去できず、良好な金属−金属接合が形成されず、導通が確保できない場合がある。更に、半導体封止材料の絶縁信頼性が低いと、接続部の狭ピッチ化に対応することが困難であり、絶縁不良が生じる。これらにも起因して、従来の半導体封止材料では、接続性・絶縁信頼性が低下することが懸念される。   Also, if the semiconductor sealing material does not have sufficient flux activity (removal effect of oxide film and impurities on the metal surface), the oxide film and impurities on the metal surface cannot be removed, and a good metal-metal junction is formed. In some cases, continuity cannot be ensured. Furthermore, if the insulation reliability of the semiconductor sealing material is low, it is difficult to cope with the narrow pitch of the connection portion, resulting in insulation failure. For these reasons, there is a concern that the conventional semiconductor encapsulating material may deteriorate in connectivity and insulation reliability.

半導体封止材料を用いて製造される半導体装置は、信頼性、より具体的には耐熱性、耐湿性及び耐リフロー性の点で十分なレベルを達成することが求められる。耐リフロー性を確保するためには、260℃前後のリフロー温度において、ダイボンド層(接着剤層)の剥離又は破壊を抑制できるような高い接着強度を維持することが求められる。   A semiconductor device manufactured using a semiconductor sealing material is required to achieve a sufficient level in terms of reliability, more specifically, heat resistance, moisture resistance, and reflow resistance. In order to ensure the reflow resistance, it is required to maintain a high adhesive strength that can suppress the peeling or breaking of the die bond layer (adhesive layer) at a reflow temperature of around 260 ° C.

本発明は上記事情に鑑みてなされたものであり、耐リフロー性及び接続信頼性及び絶縁信頼性に優れる半導体装置の作製を可能とする接着剤組成物、その接着剤組成物を用いた半導体装置の製造方法及び半導体装置を提供することを目的とする。   The present invention has been made in view of the above circumstances, and provides an adhesive composition capable of manufacturing a semiconductor device having excellent reflow resistance, connection reliability, and insulation reliability, and a semiconductor device using the adhesive composition An object of the present invention is to provide a manufacturing method and a semiconductor device.

本発明は、半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置において接続部を封止する接着剤組成物であって、エポキシ樹脂と、硬化剤と、下記一般式(1)で表される基を有する化合物で表面処理されたアクリル系表面処理フィラーとを含有する接着剤組成物を提供する。   The present invention relates to a semiconductor device in which connection portions of a semiconductor chip and a printed circuit board are electrically connected to each other, or a connection portion in a semiconductor device in which connection portions of a plurality of semiconductor chips are electrically connected to each other. An adhesive composition containing an epoxy resin, a curing agent, and an acrylic surface-treated filler surface-treated with a compound having a group represented by the following general formula (1) A composition is provided.

式(1)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、Rは炭素数1〜30のアルキレン基を示す。In formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms.

本発明はまた、半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置において接続部を封止する接着剤組成物であって、エポキシ樹脂と、硬化剤と、下記一般式(1)で表される基を有するフィラーとを含有する接着剤組成物を提供する。   The present invention also provides a connection in a semiconductor device in which the connection portions of the semiconductor chip and the printed circuit board are electrically connected to each other, or a semiconductor device in which the connection portions of the plurality of semiconductor chips are electrically connected to each other. An adhesive composition for sealing a part is provided, which contains an epoxy resin, a curing agent, and a filler having a group represented by the following general formula (1).

式(1)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、Rは炭素数1〜30のアルキレン基を示す。In formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms.

上記本発明の接着剤組成物は、エポキシ樹脂及び硬化剤を含有した上で、更にアクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラーを含有することにより、高温(例えば、200℃以上)で金属接合するフリップチップ接続方式において半導体封止用接着剤として適用した場合であっても、高い耐リフロー性、接続信頼性及び絶縁信頼性を実現することができる。   The adhesive composition of the present invention contains an epoxy resin and a curing agent, and further contains an acrylic surface treatment filler or a filler having a group represented by the general formula (1), thereby increasing the temperature ( For example, high reflow resistance, connection reliability, and insulation reliability can be realized even when applied as an adhesive for semiconductor sealing in a flip chip connection method in which metal bonding is performed at 200 ° C. or higher.

接着剤組成物の耐リフロー性を向上させるためには、高温における、吸湿後の接着力を向上させることが必要である。しかしながら、従来から用いられているフィラーは、吸湿率及び熱膨張率を小さくすることが可能であり、接続性・絶縁信頼性を向上させるためには効果的であるが、フィラー自体の接着性は通常乏しいものである。   In order to improve the reflow resistance of the adhesive composition, it is necessary to improve the adhesive strength after moisture absorption at a high temperature. However, conventionally used fillers can reduce the moisture absorption rate and the coefficient of thermal expansion, and are effective in improving the connectivity and insulation reliability. Usually poor.

ここで、シランカップリング剤を表面処理していないフィラーと共に樹脂中に含有させると、フィラーの表面がシランカップリング処理されてシランカップリング剤の置換基によって様々な表面状態のフィラーを合成することができることが知られている。しかし、シランカップリング剤の揮発性は高く、高温接続を必要とする金属接合等の高温でのプロセスを有する半導体装置の製造工程ではボイドが発生する原因となる。同様に、従来から用いられているフィラーを表面処理する場合、メタノール等の揮発性の高い有機物が発生する場合があり、ボイドが発生する原因となる。   Here, when a silane coupling agent is included in the resin together with a filler that is not surface-treated, the filler surface is subjected to a silane coupling treatment, and fillers of various surface states are synthesized by substituents of the silane coupling agent. It is known that However, the volatility of the silane coupling agent is high, which causes voids in the manufacturing process of a semiconductor device having a process at a high temperature such as metal bonding that requires high-temperature connection. Similarly, when surface-treating a conventionally used filler, a highly volatile organic substance such as methanol may be generated, which causes a void.

一般に、半導体基板上にはソルダーレジストと呼ばれる絶縁膜が形成されており、ソルダーレジストはアクリル系材料を含んでいることが多い。そこで、本発明者らは、上記アクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラーを含有させることにより、接着剤組成物の高温における弾性率と吸湿後の接着力とを向上させ、耐リフロー性を実現できることを見出した。本発明の接着剤組成物では、予め表面処理されたアクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラーを用いることで、揮発性の高い物質の発生を抑制することができると共に、アクリル系化合物はソルダーレジストとの接着性に優れるため基板との接続性を向上することができるものと、本発明者らは推測している。また、アクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラーは、接続部の絶縁信頼性を低下させ難く、接着剤組成物の硬化物の熱膨張率及び弾性率を低下させ難いため、接続信頼性を向上することができるものと、本発明者らは推測している。   In general, an insulating film called a solder resist is formed on a semiconductor substrate, and the solder resist often contains an acrylic material. Therefore, the present inventors include the above-mentioned acrylic surface treatment filler or a filler having a group represented by the above general formula (1), whereby the elastic modulus at high temperature and the adhesive strength after moisture absorption of the adhesive composition. It has been found that reflow resistance can be realized. In the adhesive composition of the present invention, the generation of a highly volatile substance is suppressed by using a surface-treated acrylic surface-treated filler or a filler having a group represented by the above general formula (1). In addition, the present inventors speculate that the acrylic compound can improve the connectivity with the substrate because of its excellent adhesion to the solder resist. In addition, the acrylic surface treatment filler or the filler having the group represented by the general formula (1) is difficult to lower the insulation reliability of the connection portion, and the thermal expansion coefficient and elastic modulus of the cured product of the adhesive composition are reduced. The present inventors presume that the connection reliability can be improved because it is difficult to lower.

アクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラーは、樹脂成分への分散性に優れ、本発明の接着剤組成物を用いて作製した半導体装置におけるパッケージ(基板−チップ、チップ−チップ等)末端部の強度を向上することができる。   An acrylic surface treatment filler or a filler having a group represented by the above general formula (1) is excellent in dispersibility in a resin component, and is a package (substrate-) in a semiconductor device manufactured using the adhesive composition of the present invention. The strength of the end portion can be improved.

上述した接着力向上はソルダーレジスト上に制限されるものではなく、半導体チップ間(SiO、SiN等)においても発現する。   The above-described improvement in adhesive strength is not limited on the solder resist, but also appears between the semiconductor chips (SiO, SiN, etc.).

上記一般式(1)で表される基を有する化合物は、下記一般式(2)で表される化合物であることが好ましい。   The compound having a group represented by the general formula (1) is preferably a compound represented by the following general formula (2).

式(2)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、Rは炭素数1〜30のアルキレン基を示し、Rは炭素数1〜30のアルキル基を示す。In formula (2), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, R 2 represents an alkylene group having 1 to 30 carbon atoms, and R 3 represents an alkyl group having 1 to 30 carbon atoms. .

本発明の接着剤組成物は、上記一般式(2)で表される化合物で表面処理されたフィラーを含有することにより、耐リフロー性、接続信頼性及び絶縁信頼性を更に向上させることができる。   The adhesive composition of the present invention can further improve reflow resistance, connection reliability and insulation reliability by containing a filler surface-treated with the compound represented by the general formula (2). .

本発明の接着剤組成物には、接着剤組成物の耐熱性及びフィルム形成性を向上する観点から、重量平均分子量が10000以上の高分子成分を更に含有することができる。   The adhesive composition of the present invention may further contain a polymer component having a weight average molecular weight of 10,000 or more from the viewpoint of improving the heat resistance and film forming property of the adhesive composition.

接着剤組成物の貼付性やフィルム形成性を更に向上する観点から、上記高分子成分の重量平均分子量は30000以上であり、ガラス転移温度は100℃以下であることが好ましい。   From the viewpoint of further improving the adhesive properties and film formability of the adhesive composition, the polymer component preferably has a weight average molecular weight of 30000 or more and a glass transition temperature of 100 ° C. or less.

本発明の接着剤組成物は、フラックス活性剤を更に含有することで、フラックス活性を高め、接続部の金属表面の酸化膜や不純物を除去して、良好な金属−金属接合を形成することができる。   The adhesive composition of the present invention may further contain a flux activator to increase the flux activity and remove the oxide film and impurities on the metal surface of the connection part to form a good metal-metal bond. it can.

Pre−applied方式で半導体チップと配線回路基板の空隙又は複数の半導体チップ間の空隙を封止する場合の作業性を向上させることができることから、本発明の接着剤組成物は、形状がフィルム状であることが好ましい。   Since the workability in the case of sealing a gap between a semiconductor chip and a printed circuit board or a gap between a plurality of semiconductor chips by the pre-applied method can be improved, the adhesive composition of the present invention has a film shape. It is preferable that

本発明はまた、半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置の製造方法であって、接続部を上記の接着剤組成物を用いて封止する工程を備える、半導体装置の製造方法を提供する。   The present invention also provides a semiconductor device in which respective connection portions of a semiconductor chip and a printed circuit board are electrically connected to each other, or a semiconductor device in which respective connection portions of a plurality of semiconductor chips are electrically connected to each other. It is a method, Comprising: The manufacturing method of a semiconductor device provided with the process of sealing a connection part using said adhesive composition is provided.

本発明の半導体装置の製造方法によれば、上記接着剤組成物を用いることにより、半導体装置の耐リフロー性、接続信頼性及び絶縁信頼性を向上させることができる。   According to the method for manufacturing a semiconductor device of the present invention, by using the adhesive composition, the reflow resistance, the connection reliability, and the insulation reliability of the semiconductor device can be improved.

上記接続部が、主成分として金、銀、銅、ニッケル、スズ及び鉛からなる群より選ばれる少なくとも一種の金属を含有すると、接続部の電気伝導性、熱伝導性、接続信頼性を更に向上することができる。   When the connection part contains at least one metal selected from the group consisting of gold, silver, copper, nickel, tin and lead as a main component, the electrical conductivity, thermal conductivity and connection reliability of the connection part are further improved. can do.

本発明はまた、上記半導体装置の製造方法によって得られる半導体装置を提供する。   The present invention also provides a semiconductor device obtained by the method for manufacturing a semiconductor device.

本発明の半導体装置は、上記半導体装置の製造方法を用いて作製されるため、耐リフロー性、接続信頼性及び絶縁信頼性が十分に優れるものとなる。   Since the semiconductor device of the present invention is manufactured using the method for manufacturing a semiconductor device described above, the reflow resistance, connection reliability, and insulation reliability are sufficiently excellent.

本発明によれば、耐リフロー性、接続信頼性及び絶縁信頼性に優れる接着剤組成物、その接着剤組成物を用いた半導体装置の製造方法及び半導体装置を提供することができる。   ADVANTAGE OF THE INVENTION According to this invention, the manufacturing method and semiconductor device of a semiconductor device using the adhesive composition which is excellent in reflow resistance, connection reliability, and insulation reliability, and the adhesive composition can be provided.

本発明の半導体装置の一実施形態を示す模式断面図である。It is a schematic cross section showing one embodiment of a semiconductor device of the present invention. 本発明の半導体装置の他の一実施形態を示す模式断面図である。It is a schematic cross section which shows other one Embodiment of the semiconductor device of this invention. 本発明の半導体装置の他の一実施形態を示す模式断面図である。It is a schematic cross section which shows other one Embodiment of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一実施形態を模式的に示す工程断面図である。It is process sectional drawing which shows typically one Embodiment of the manufacturing method of the semiconductor device of this invention. 絶縁信頼性試験用のサンプルの外観を示す模式図である。It is a schematic diagram which shows the external appearance of the sample for an insulation reliability test.

以下、場合により図面を参照しつつ本発明の好適な実施形態について詳細に説明する。なお、図面中、同一又は相当部分には同一符号を付し、重複する説明は省略する。また、上下左右等の位置関係は、特に断らない限り、図面に示す位置関係に基づくものとする。さらに、図面の寸法比率は図示の比率に限られるものではない。   Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the drawings as the case may be. In the drawings, the same or corresponding parts are denoted by the same reference numerals, and redundant description is omitted. Further, the positional relationship such as up, down, left and right is based on the positional relationship shown in the drawings unless otherwise specified. Further, the dimensional ratios in the drawings are not limited to the illustrated ratios.

<接着剤組成物>
本実施形態の接着剤組成物(半導体封止用接着剤)は、半導体チップ及び配線回路基板(以下、場合により単に「基板」という。)のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置において接続部を封止する接着剤組成物であって、エポキシ樹脂(以下、場合により「(a)成分」という。)と、硬化剤(以下、場合により「(b)成分」という。)と、アクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラー(以下、場合により「(c)成分」という。)とを含有する。また、接着剤組成物は、必要に応じて、重量平均分子量10000以上の高分子成分(以下、場合により「(d)成分」という。)又はフラックス活性剤(以下、場合により「(e)成分」という。)を含有する。以下、本実施形態の接着剤組成物を構成する各成分について説明する。
<Adhesive composition>
The adhesive composition (adhesive for semiconductor encapsulation) of the present embodiment is a semiconductor in which respective connection portions of a semiconductor chip and a printed circuit board (hereinafter simply referred to as “substrate” in some cases) are electrically connected to each other. An adhesive composition for sealing a connection part in a device or a semiconductor device in which each connection part of a plurality of semiconductor chips is electrically connected to each other, and an epoxy resin (hereinafter, “(a) component” ), A curing agent (hereinafter sometimes referred to as “component (b)”), and an acrylic surface treatment filler or a filler having a group represented by the above general formula (1) (hereinafter sometimes referred to as “ (C) component "). In addition, the adhesive composition is optionally composed of a polymer component having a weight average molecular weight of 10,000 or more (hereinafter referred to as “(d) component”) or a flux activator (hereinafter referred to as “(e) component”. "). Hereinafter, each component which comprises the adhesive composition of this embodiment is demonstrated.

(a)成分:エポキシ樹脂
エポキシ樹脂としては、分子内に2個以上のエポキシ基を有するものであれば特に制限なく用いることができる。(a)成分として、具体的には、ビスフェノールA型、ビスフェノールF型、ナフタレン型、フェノールノボラック型、クレゾールノボラック型、フェノールアラルキル型、ビフェニル型、トリフェニルメタン型、ジシクロペンタジエン型及び各種多官能エポキシ樹脂を使用することができる。これらは単独で又は2種以上の混合物として使用することができる。
(A) Component: Epoxy Resin Any epoxy resin can be used without particular limitation as long as it has two or more epoxy groups in the molecule. Specific examples of the component (a) include bisphenol A type, bisphenol F type, naphthalene type, phenol novolak type, cresol novolak type, phenol aralkyl type, biphenyl type, triphenylmethane type, dicyclopentadiene type and various polyfunctionalities. Epoxy resins can be used. These can be used alone or as a mixture of two or more.

(a)成分は、高温での接続時に分解して揮発成分が発生することを抑制する観点から、接続時の温度が250℃の場合は、250℃における熱重量減少量率が5%以下のエポキシ樹脂を用いることが好ましく、300℃の場合は、300℃における熱重量減少量率が5%以下のエポキシ樹脂を用いることが好ましい。   (A) From the viewpoint of suppressing generation of volatile components by decomposition at the time of connection at high temperature, when the temperature at the time of connection is 250 ° C., the thermal weight loss rate at 250 ° C. is 5% or less. It is preferable to use an epoxy resin. In the case of 300 ° C., it is preferable to use an epoxy resin having a thermal weight loss rate at 300 ° C. of 5% or less.

(b)成分:硬化剤
(b)成分としては、例えば、フェノール樹脂系硬化剤、酸無水物系硬化剤、アミン系硬化剤、イミダゾール系硬化剤及びホスフィン系硬化剤が挙げられる。(b)成分がフェノール性水酸基、酸無水物、アミン類又はイミダゾール類を含むと、接続部に酸化膜が生じることを抑制するフラックス活性を示し、接続信頼性・絶縁信頼性を向上させることができる。以下、各硬化剤について説明する。
(B) Component: Curing Agent Examples of the (b) component include a phenol resin curing agent, an acid anhydride curing agent, an amine curing agent, an imidazole curing agent, and a phosphine curing agent. (B) When the component contains a phenolic hydroxyl group, an acid anhydride, an amine or an imidazole, it exhibits a flux activity that suppresses the formation of an oxide film at the connection part, and improves connection reliability and insulation reliability. it can. Hereinafter, each curing agent will be described.

(i)フェノール樹脂系硬化剤
フェノール樹脂系硬化剤としては、分子内に2個以上のフェノール性水酸基を有するものであれば特に制限はなく、例えば、フェノールノボラック、クレゾールノボラック、フェノールアラルキル樹脂、クレゾールナフトールホルムアルデヒド重縮合物、トリフェニルメタン型多官能フェノール及び各種多官能フェノール樹脂を使用することができる。これらは単独で又は2種以上の混合物として使用することができる。
(I) Phenolic resin-based curing agent The phenolic resin-based curing agent is not particularly limited as long as it has two or more phenolic hydroxyl groups in the molecule. For example, phenol novolak, cresol novolak, phenol aralkyl resin, cresol A naphthol formaldehyde polycondensate, a triphenylmethane type polyfunctional phenol, and various polyfunctional phenol resins can be used. These can be used alone or as a mixture of two or more.

上記(a)成分に対するフェノール樹脂系硬化剤の当量比(フェノール性水酸基/エポキシ基、モル比)は、良好な硬化性、接着性及び保存安定性の観点から、0.3〜1.5が好ましく、0.4〜1.0がより好ましく、0.5〜1.0が更に好ましい。当量比が0.3以上であると、硬化性が向上し接着力が向上する傾向があり、1.5以下であると未反応のフェノール性水酸基が過剰に残存することがなく、吸水率が低く抑えられ、絶縁信頼性が向上する傾向がある。   The equivalent ratio of the phenol resin-based curing agent to the component (a) (phenolic hydroxyl group / epoxy group, molar ratio) is 0.3 to 1.5 from the viewpoint of good curability, adhesiveness, and storage stability. Preferably, 0.4 to 1.0 is more preferable, and 0.5 to 1.0 is still more preferable. When the equivalence ratio is 0.3 or more, the curability tends to be improved and the adhesive force tends to be improved. When the equivalent ratio is 1.5 or less, the unreacted phenolic hydroxyl group does not remain excessively, and the water absorption is increased. It tends to be kept low and the insulation reliability improves.

(ii)酸無水物系硬化剤
酸無水物系硬化剤としては、例えば、メチルシクロヘキサンテトラカルボン酸二無水物、無水トリメリット酸、無水ピロメリット酸、ベンゾフェノンテトラカルボン酸二無水物及びエチレングリコールビスアンヒドロトリメリテートを使用することができる。これらは単独で又は2種以上の混合物として使用することができる。
(Ii) Acid anhydride curing agent Examples of the acid anhydride curing agent include methylcyclohexanetetracarboxylic dianhydride, trimellitic anhydride, pyromellitic anhydride, benzophenonetetracarboxylic dianhydride, and ethylene glycol bis. Anhydro trimellitate can be used. These can be used alone or as a mixture of two or more.

上記(a)成分に対する酸無水物系硬化剤の当量比(酸無水物基/エポキシ基、モル比)は、良好な硬化性、接着性及び保存安定性の観点から、0.3〜1.5が好ましく、0.4〜1.0がより好ましく、0.5〜1.0が更に好ましい。当量比が0.3以上であると、硬化性が向上し接着力が向上する傾向があり、1.5以下であると未反応の酸無水物が過剰に残存することがなく、吸水率が低く抑えられ、絶縁信頼性が向上する傾向がある。   The equivalent ratio of the acid anhydride curing agent to the component (a) (acid anhydride group / epoxy group, molar ratio) is 0.3 to 1. in terms of good curability, adhesiveness, and storage stability. 5 is preferable, 0.4 to 1.0 is more preferable, and 0.5 to 1.0 is still more preferable. When the equivalence ratio is 0.3 or more, the curability is improved and the adhesive force tends to be improved. When the equivalent ratio is 1.5 or less, the unreacted acid anhydride does not remain excessively, and the water absorption rate is increased. It tends to be kept low and the insulation reliability improves.

(iii)アミン系硬化剤
アミン系硬化剤としては、例えばジシアンジアミドを使用することができる。
(Iii) Amine-based curing agent As the amine-based curing agent, for example, dicyandiamide can be used.

上記(a)成分に対するアミン系硬化剤の当量比(アミン/エポキシ基、モル比)は、良好な硬化性、接着性及び保存安定性の観点から0.3〜1.5が好ましく、0.4〜1.0がより好ましく、0.5〜1.0が更に好ましい。当量比が0.3以上であると、硬化性が向上し接着力が向上する傾向があり、1.5以下であると未反応のアミンが過剰に残存することがなく、絶縁信頼性が向上する傾向がある。   The equivalent ratio of the amine curing agent to the component (a) (amine / epoxy group, molar ratio) is preferably 0.3 to 1.5 from the viewpoint of good curability, adhesiveness and storage stability. 4-1.0 is more preferable and 0.5-1.0 is still more preferable. If the equivalence ratio is 0.3 or more, the curability tends to be improved and the adhesive strength tends to be improved. If the equivalent ratio is 1.5 or less, excessive unreacted amine does not remain and the insulation reliability is improved. Tend to.

(iv)イミダゾール系硬化剤
イミダゾール系硬化剤としては、例えば、2−フェニルイミダゾール、2−フェニル−4−メチルイミダゾール、1−ベンジル−2−メチルイミダゾール、1−ベンジル−2−フェニルイミダゾール、1−シアノエチル−2−ウンデシルイミダゾール、1−シアノ−2−フェニルイミダゾール、1−シアノエチル−2−ウンデシルイミダゾールトリメリテイト、1−シアノエチル−2−フェニルイミダゾリウムトリメリテイト、2,4−ジアミノ−6−[2’−メチルイミダゾリル−(1’)]−エチル−s−トリアジン、2,4−ジアミノ−6−[2’−ウンデシルイミダゾリル−(1’)]−エチル−s−トリアジン、2,4−ジアミノ−6−[2’−エチル−4’−メチルイミダゾリル−(1’)]−エチル−s−トリアジン、2,4−ジアミノ−6−[2’−メチルイミダゾリル−(1’)]−エチル−s−トリアジンイソシアヌル酸付加体、2−フェニルイミダゾールイソシアヌル酸付加体、2−フェニル−4,5−ジヒドロキシメチルイミダゾール、2−フェニル−4−メチル−5−ヒドロキシメチルイミダゾール、及び、エポキシ樹脂とイミダゾール類の付加体が挙げられる。これらの中でも、優れた硬化性、保存安定性及び接続信頼性の観点から、1−シアノエチル−2−ウンデシルイミダゾール、1−シアノ−2−フェニルイミダゾール、1−シアノエチル−2−ウンデシルイミダゾールトリメリテイト、1−シアノエチル−2−フェニルイミダゾリウムトリメリテイト、2,4−ジアミノ−6−[2’−メチルイミダゾリル−(1’)]−エチル−s−トリアジン、2,4−ジアミノ−6−[2’−エチル−4’−メチルイミダゾリル−(1’)]−エチル−s−トリアジン、2,4−ジアミノ−6−[2’−メチルイミダゾリル−(1’)]−エチル−s−トリアジンイソシアヌル酸付加体、2−フェニルイミダゾールイソシアヌル酸付加体、2−フェニル−4,5−ジヒドロキシメチルイミダゾール及び2−フェニル−4−メチル−5−ヒドロキシメチルイミダゾールが好ましい。これらは単独で又は2種以上を併用して用いることができる。また、これらをマイクロカプセル化した潜在性硬化剤としてもよい。
(Iv) Imidazole-based curing agent Examples of the imidazole-based curing agent include 2-phenylimidazole, 2-phenyl-4-methylimidazole, 1-benzyl-2-methylimidazole, 1-benzyl-2-phenylimidazole, 1- Cyanoethyl-2-undecylimidazole, 1-cyano-2-phenylimidazole, 1-cyanoethyl-2-undecylimidazole trimellitate, 1-cyanoethyl-2-phenylimidazolium trimellitate, 2,4-diamino-6 -[2'-methylimidazolyl- (1 ')]-ethyl-s-triazine, 2,4-diamino-6- [2'-undecylimidazolyl- (1')]-ethyl-s-triazine, 2, 4-Diamino-6- [2'-ethyl-4'-methylimidazolyl- (1 ')]-ethyl-s Triazine, 2,4-diamino-6- [2′-methylimidazolyl- (1 ′)]-ethyl-s-triazine isocyanuric acid adduct, 2-phenylimidazole isocyanuric acid adduct, 2-phenyl-4,5- Examples include dihydroxymethylimidazole, 2-phenyl-4-methyl-5-hydroxymethylimidazole, and adducts of epoxy resins and imidazoles. Among these, from the viewpoint of excellent curability, storage stability, and connection reliability, 1-cyanoethyl-2-undecylimidazole, 1-cyano-2-phenylimidazole, 1-cyanoethyl-2-undecylimidazole trimelli Tate, 1-cyanoethyl-2-phenylimidazolium trimellitate, 2,4-diamino-6- [2′-methylimidazolyl- (1 ′)]-ethyl-s-triazine, 2,4-diamino-6 [2′-Ethyl-4′-methylimidazolyl- (1 ′)]-ethyl-s-triazine, 2,4-diamino-6- [2′-methylimidazolyl- (1 ′)]-ethyl-s-triazine Isocyanuric acid adduct, 2-phenylimidazole isocyanuric acid adduct, 2-phenyl-4,5-dihydroxymethylimidazole and 2-phenyl -4-Methyl-5-hydroxymethylimidazole is preferred. These can be used alone or in combination of two or more. Moreover, it is good also as a latent hardening | curing agent which encapsulated these.

イミダゾール系硬化剤の含有量は、(a)成分100質量部に対して、0.1〜20質量部が好ましく、0.1〜10質量部がより好ましい。イミダゾール系硬化剤の含有量が0.1質量部以上であると硬化性が向上する傾向があり、20質量部以下であると金属接合が形成される前に接着剤組成物が硬化することがなく、接続不良が発生しにくい傾向がある。   0.1-20 mass parts is preferable with respect to 100 mass parts of (a) component, and, as for content of an imidazole series hardening | curing agent, 0.1-10 mass parts is more preferable. If the content of the imidazole-based curing agent is 0.1 parts by mass or more, the curability tends to be improved, and if it is 20 parts by mass or less, the adhesive composition may be cured before the metal bond is formed. There is a tendency that poor connection is less likely to occur.

(v)ホスフィン系硬化剤
ホスフィン系硬化剤としては、例えば、トリフェニルホスフィン、テトラフェニルホスホニウムテトラフェニルボレート、テトラフェニルホスホニウムテトラ(4−メチルフェニル)ボレート及びテトラフェニルホスホニウム(4−フルオロフェニル)ボレートが挙げられる。
(V) Phosphine-based curing agent Examples of the phosphine-based curing agent include triphenylphosphine, tetraphenylphosphonium tetraphenylborate, tetraphenylphosphonium tetra (4-methylphenyl) borate and tetraphenylphosphonium (4-fluorophenyl) borate. Can be mentioned.

ホスフィン系硬化剤の含有量は、(a)成分100質量部に対して、0.1〜10質量部が好ましく、0.1〜5質量部がより好ましい。ホスフィン系硬化剤の含有量が0.1質量部以上であると硬化性が向上する傾向があり、10質量部以下であると金属接合が形成される前に接着剤組成物が硬化することがなく、接続不良が発生しにくい傾向がある。   0.1-10 mass parts is preferable with respect to 100 mass parts of (a) component, and, as for content of a phosphine type hardening | curing agent, 0.1-5 mass parts is more preferable. If the content of the phosphine-based curing agent is 0.1 parts by mass or more, curability tends to be improved, and if it is 10 parts by mass or less, the adhesive composition may be cured before a metal bond is formed. There is a tendency that poor connection is less likely to occur.

フェノール樹脂系硬化剤、酸無水物系硬化剤及びアミン系硬化剤は、それぞれ1種を単独で又は2種以上の混合物として使用することができる。イミダゾール系硬化剤及びホスフィン系硬化剤はそれぞれ単独で用いてもよいが、フェノール樹脂系硬化剤、酸無水物系硬化剤又はアミン系硬化剤と共に用いてもよい。   The phenol resin curing agent, the acid anhydride curing agent and the amine curing agent can be used singly or as a mixture of two or more. The imidazole-based curing agent and the phosphine-based curing agent may each be used alone, but may be used together with a phenol resin-based curing agent, an acid anhydride-based curing agent, or an amine-based curing agent.

接着剤組成物が(b)成分として、フェノール樹脂系硬化剤、酸無水物系硬化剤又はアミン系硬化剤を含む場合、酸化膜を除去するフラックス活性を示し、接続信頼性をより向上することができる。   When the adhesive composition contains a phenol resin curing agent, an acid anhydride curing agent or an amine curing agent as the component (b), it exhibits a flux activity for removing an oxide film and further improves connection reliability. Can do.

(c)成分:アクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラー
(c)成分としては、上記一般式(1)で表される基を有する化合物で表面処理されたフィラーであれば特に制限はなく、例えば絶縁性無機フィラー、ウィスカー及び樹脂フィラーを表面処理したものを用いることができる。すなわち、(c)成分としては、上記一般式(1)で表される基を有するフィラーを用いることができる。
Component (c): Acrylic surface treatment filler or filler having a group represented by the above general formula (1) (c) As a component, a surface treatment is performed with a compound having a group represented by the above general formula (1). If it is a filler, there is no restriction | limiting in particular, For example, what surface-treated the insulating inorganic filler, the whisker, and the resin filler can be used. That is, as the component (c), a filler having a group represented by the general formula (1) can be used.

ここで、式(1)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、水素原子、メチル基又はエチル基であることが好ましい。Rの炭素数が増えるほど嵩高くなり、炭素数が2を超えると反応性が低下する傾向がある。Rは炭素数1〜30のアルキレン基を示し、炭素数1〜15のアルキレン基であることが好ましい。Rの炭素数が30を超えると、フィラーを表面処理しにくくなる傾向がある。Here, in Formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and is preferably a hydrogen atom, a methyl group, or an ethyl group. As the number of carbons in R 1 increases, the bulk increases. When the number of carbons exceeds 2, the reactivity tends to decrease. R 2 represents an alkylene group having 1 to 30 carbon atoms, and is preferably an alkylene group having 1 to 15 carbon atoms. When the number of carbon atoms of R 2 exceeds 30, it tends to prevent the surface treatment of the filler.

(c)成分がフィラー表面に上記一般式(1)で表される基を有するかどうかは、例えば、以下のような方法で確認することができる。   Whether the component (c) has a group represented by the general formula (1) on the filler surface can be confirmed by the following method, for example.

本実施形態の接着剤組成物を加熱し、ガスクロマトグラフィー(例えば、SHIMADZU製、製品名「GC−17A」)を用いて発生したメタノールを測定する。該メタノールの量から、フィラー表面に存在する上記一般式(1)で表される基を有することが確認できる。この場合、(C)成分を含まない接着剤組成物のメタノール量を同様に測定してリファレンスとする。   The adhesive composition of this embodiment is heated, and the generated methanol is measured using gas chromatography (for example, product name “GC-17A” manufactured by SHIMADZU). From the amount of the methanol, it can be confirmed that it has a group represented by the general formula (1) present on the filler surface. In this case, the methanol amount of the adhesive composition not containing the component (C) is measured in the same manner as a reference.

絶縁性無機フィラーとしては、例えば、ガラス、シリカ、アルミナ、酸化チタン、カーボンブラック、マイカ、及び窒化ホウ素が挙げられ、シリカ、アルミナ、酸化チタン及び窒化ホウ素が好ましく、シリカ、アルミナ及び窒化ホウ素がより好ましい。ウィスカーとしては、例えば、ホウ酸アルミニウム、チタン酸アルミニウム、酸化亜鉛、珪酸カルシウム、硫酸マグネシウム、及び窒化ホウ素が挙げられる。樹脂フィラーとしては、ポリウレタン、ポリイミドが挙げられる。これらのフィラー及びウィスカーは単独で又は2種以上の混合物として使用することができる。フィラーの形状、粒径及び配合量は、特に制限されない。微細なナノシリカを用いてもよい。これらのフィラーの中でも、表面処理の簡易さや樹脂成分との相溶性が比較的よいことからシリカフィラーが好ましい。   Examples of the insulating inorganic filler include glass, silica, alumina, titanium oxide, carbon black, mica, and boron nitride. Silica, alumina, titanium oxide, and boron nitride are preferable, and silica, alumina, and boron nitride are more preferable. preferable. Examples of whiskers include aluminum borate, aluminum titanate, zinc oxide, calcium silicate, magnesium sulfate, and boron nitride. Examples of the resin filler include polyurethane and polyimide. These fillers and whiskers can be used alone or as a mixture of two or more. The shape, particle size and blending amount of the filler are not particularly limited. Fine nanosilica may be used. Among these fillers, silica filler is preferable because of easy surface treatment and relatively good compatibility with the resin component.

(c)成分として、上記一般式(2)で表される化合物で表面処理されたフィラーを用いることができる。具体的には、式(2)中、Rが水素原子であるアクリル系化合物で表面処理されたシリカフィラー、Rがメチル基であるメタクリル系化合物で表面処理されたシリカフィラー、及び、Rがエチル基であるエタクリル系化合物で表面処理されたシリカフィラーを用いることができる。半導体接着剤に含まれる樹脂成分や半導体基板表面との反応性や結合形成の観点から、上記式(2)中、Rが嵩高くない基であることが好ましく、Rが水素原子又は炭素数1若しくは2のアルキル基であり、水素原子、メチル基又はエチル基であることが好ましい。Rの炭素数が増えるほど嵩高くなり、炭素数が2を超えると反応性が低下する傾向がある。すなわち、(c)成分として、アクリル系化合物、メタクリル系化合物又はエタクリル系化合物で表面処理されたシリカフィラーを用いることができる。As the component (c), a filler surface-treated with the compound represented by the general formula (2) can be used. Specifically, in formula (2), silica filler surface-treated with an acrylic compound in which R 1 is a hydrogen atom, silica filler surface-treated with a methacrylic compound in which R 1 is a methyl group, and R A silica filler surface-treated with an ethacryl compound in which 1 is an ethyl group can be used. From the viewpoint of reactivity with the resin component and semiconductor substrate surface contained in the semiconductor adhesive and the formation of bonds, in the above formula (2), R 1 is preferably a non-bulky group, and R 1 is a hydrogen atom or carbon. It is an alkyl group of the number 1 or 2, and is preferably a hydrogen atom, a methyl group or an ethyl group. As the number of carbons in R 1 increases, the bulk increases. When the number of carbons exceeds 2, the reactivity tends to decrease. That is, as the component (c), a silica filler surface-treated with an acrylic compound, a methacrylic compound, or an ethacrylic compound can be used.

上記一般式(1)又は(2)において、Rは炭素数1〜30のアルキレン基を示し、揮発成分が少ないことから炭素数1〜15のアルキレン基であることが好ましい。式(2)中、Rは炭素数1〜30のアルキル基を示し、表面処理の容易さにより適宜選定することができる。Rの炭素数が30以下であると、フィラーを表面処理し易い傾向がある。In the above general formula (1) or (2), R 2 represents an alkylene group having 1 to 30 carbon atoms, and is preferably an alkylene group having 1 to 15 carbon atoms because it has few volatile components. In Formula (2), R 3 represents an alkyl group having 1 to 30 carbon atoms, and can be appropriately selected depending on the ease of surface treatment. When the carbon number of R 3 is 30 or less, the filler tends to be surface treated.

(c)成分の形状、粒径は、接着剤組成物の用途に応じて適宜設定すればよく、特に制限されない。   The shape and particle size of the component (c) may be appropriately set according to the use of the adhesive composition, and are not particularly limited.

(C)成分の平均粒径は、フィラー形状が球状の場合、平均粒径は2μm以下であることが好ましく、狭ピッチ化、狭ギャップ化が進展するパッケージでは、トラッピングによる信頼性低下を回避するため、1.5μm以下であることがより好ましく、1.0μm以下であることが特に好ましい。また、その下限は取り扱い性の観点から、0.005μm以上であることがより好ましく、0.01μm以下であることが特に好ましい。   When the filler shape is spherical, the average particle diameter of component (C) is preferably 2 μm or less, and in packages where narrow pitch and narrow gap are advanced, avoiding a decrease in reliability due to trapping. Therefore, it is more preferably 1.5 μm or less, and particularly preferably 1.0 μm or less. Further, the lower limit is more preferably 0.005 μm or more, and particularly preferably 0.01 μm or less, from the viewpoint of handleability.

(c)成分の配合量は、接着剤組成物の固形分全体を基準として、5〜80質量%が好ましく、10〜70質量%が更に好ましい。5質量%以上であると接着力の向上が強く発揮され易い傾向があり、80質量%以下であると粘度を調整しやすく、接着剤組成物の流動性の低下や接続部へのフィラーの噛み込み(トラッピング)が生じにくく、接続信頼性が向上する傾向がある。   The blending amount of the component (c) is preferably 5 to 80% by mass, more preferably 10 to 70% by mass, based on the entire solid content of the adhesive composition. If it is 5% by mass or more, the adhesive force tends to be strongly improved, and if it is 80% by mass or less, the viscosity is easily adjusted, the fluidity of the adhesive composition is lowered, and the filler bites into the connection part. It is difficult for trapping (trapping) to occur, and connection reliability tends to be improved.

また、シランカップリング剤を予めフィラーと表面処理せず、接着剤組成物の構成成分として添加し、系中で表面処理を行うと、メタノール等が発生し、高温プロセス時に発泡の原因となる。   Moreover, when a silane coupling agent is not surface-treated with a filler in advance and is added as a constituent component of the adhesive composition, and surface treatment is performed in the system, methanol or the like is generated, which causes foaming during a high-temperature process.

接着剤組成物の260℃付近での吸湿後の接着力を向上させること、及び260℃付近での弾性率を向上させることで、耐リフロー性を高め、リフロー後の剥離や接続不良を防ぐことができる。   Improve the adhesive strength of the adhesive composition after moisture absorption at around 260 ° C and improve the elastic modulus at around 260 ° C to improve reflow resistance and prevent peeling and poor connection after reflow. Can do.

(d)成分:重量平均分子量10000以上の高分子成分
(d)成分としては、例えば、フェノキシ樹脂、ポリイミド樹脂、ポリアミド樹脂、ポリカルボジイミド樹脂、シアネートエステル樹脂、アクリル樹脂、ポリエステル樹脂、ポリエチレン樹脂、ポリエーテルスルホン樹脂、ポリエーテルイミド樹脂、ポリビニルアセタール樹脂、ウレタン樹脂及びアクリルゴムが挙げられる。これらの中でも耐熱性及びフィルム形成性に優れる観点から、フェノキシ樹脂、ポリイミド樹脂、アクリルゴム、シアネートエステル樹脂及びポリカルボジイミド樹脂が好ましく、フェノキシ樹脂、ポリイミド樹脂及びアクリルゴムがより好ましい。これらの(d)成分は単独で又は2種以上の混合物や共重合体として使用することもできる。但し、(d)成分には、(a)成分であるエポキシ樹脂が含まれない。
Component (d): Polymer component having a weight average molecular weight of 10,000 or more Examples of component (d) include phenoxy resin, polyimide resin, polyamide resin, polycarbodiimide resin, cyanate ester resin, acrylic resin, polyester resin, polyethylene resin, poly Examples include ether sulfone resin, polyetherimide resin, polyvinyl acetal resin, urethane resin, and acrylic rubber. Among these, from the viewpoint of excellent heat resistance and film formability, phenoxy resin, polyimide resin, acrylic rubber, cyanate ester resin, and polycarbodiimide resin are preferable, and phenoxy resin, polyimide resin, and acrylic rubber are more preferable. These components (d) can be used alone or as a mixture or copolymer of two or more. However, the (d) component does not include the epoxy resin as the (a) component.

上述したフェノキシ樹脂、ポリイミド樹脂等の高分子成分は市販品を用いてもよいし、合成したものを用いてもよい。   As the above-described polymer components such as phenoxy resin and polyimide resin, commercially available products may be used, or synthesized products may be used.

ポリイミド樹脂は、例えば、テトラカルボン酸二無水物とジアミンとを公知の方法で縮合反応させて得ることができる。より具体的には、有機溶媒中で、テトラカルボン酸二無水物とジアミンとを等モル又はほぼ等モル混合し(各成分の添加順序は任意)、反応温度を80℃以下、好ましくは0〜60℃に設定して付加反応させるとよい。なお、接着剤組成物の諸特性の低下を抑えるため、上記のテトラカルボン酸二無水物は無水酢酸で再結晶精製処理されていることが好ましい。   The polyimide resin can be obtained, for example, by subjecting tetracarboxylic dianhydride and diamine to a condensation reaction by a known method. More specifically, tetracarboxylic dianhydride and diamine are mixed in equimolar or almost equimolar amounts in an organic solvent (the order of addition of each component is arbitrary), and the reaction temperature is 80 ° C. or lower, preferably 0 to The addition reaction may be set at 60 ° C. The tetracarboxylic dianhydride is preferably recrystallized and purified with acetic anhydride in order to suppress deterioration of various properties of the adhesive composition.

上記付加反応が進行するにつれ反応液の粘度が徐々に上昇し、ポリイミドの前駆体であるポリアミド酸が生成する。ポリイミド樹脂は、上記ポリアミド酸を脱水閉環させて得ることができる。脱水閉環は、加熱処理する熱閉環法や、脱水剤を使用する化学閉環法で行うことができる。上記ポリアミド酸は、50〜80℃で加熱して解重合させることによって、その分子量を調整することができる。   As the addition reaction proceeds, the viscosity of the reaction solution gradually increases, and polyamic acid, which is a polyimide precursor, is generated. The polyimide resin can be obtained by dehydrating and ring-closing the polyamic acid. The dehydration ring closure can be performed by a thermal ring closure method in which heat treatment is performed or a chemical ring closure method using a dehydrating agent. The molecular weight of the polyamic acid can be adjusted by heating at 50 to 80 ° C. for depolymerization.

ポリイミド樹脂の原料として用いられるテトラカルボン酸二無水物としては、特に制限はなく、例えば、ピロメリット酸二無水物、3,3’、4,4’−ビフェニルテトラカルボン酸二無水物、2,2’、3,3’−ビフェニルテトラカルボン酸二無水物、2,2−ビス(3,4−ジカルボキシフェニル)プロパン二無水物、2,2−ビス(2,3−ジカルボキシフェニル)プロパン二無水物、1,1−ビス(2,3−ジカルボキシフェニル)エタン二無水物、1,1−ビス(3,4−ジカルボキシフェニル)エタン二無水物、ビス(2,3−ジカルボキシフェニル)メタン二無水物、ビス(3,4−ジカルボキシフェニル)メタン二無水物、ビス(3,4−ジカルボキシフェニル)スルホン二無水物、3,4,9,10−ペリレンテトラカルボン酸二無水物、ビス(3,4−ジカルボキシフェニル)エーテル二無水物、ベンゼン−1,2,3,4−テトラカルボン酸二無水物、3,4,3’,4’−ベンゾフェノンテトラカルボン酸二無水物、2,3,2’,3’−ベンゾフェノンテトラカルボン酸二無水物、3,3,3’,4’−ベンゾフェノンテトラカルボン酸二無水物、1,2,5,6−ナフタレンテトラカルボン酸二無水物、1,4,5,8−ナフタレンテトラカルボン酸二無水物、2,3,6,7−ナフタレンテトラカルボン酸二無水物、1,2,4,5−ナフタレンテトラカルボン酸二無水物、2,6−ジクロロナフタレン−1,4,5,8−テトラカルボン酸二無水物、2,7−ジクロロナフタレン−1,4,5,8−テトラカルボン酸二無水物、2,3,6,7−テトラクロロナフタレン−1,4,5,8−テトラカルボン酸二無水物、フェナンスレン−1,8,9,10−テトラカルボン酸二無水物、ピラジン−2,3,5,6−テトラカルボン酸二無水物、チオフェン−2,3,5,6−テトラカルボン酸二無水物、2,3,3’,4’−ビフェニルテトラカルボン酸二無水物、3,4,3’,4’−ビフェニルテトラカルボン酸二無水物、2,3,2’,3’−ビフェニルテトラカルボン酸二無水物、ビス(3,4−ジカルボキシフェニル)ジメチルシラン二無水物、ビス(3,4−ジカルボキシフェニル)メチルフェニルシラン二無水物、ビス(3,4−ジカルボキシフェニル)ジフェニルシラン二無水物、1,4−ビス(3,4−ジカルボキシフェニルジメチルシリル)ベンゼン二無水物、1,3−ビス(3,4−ジカルボキシフェニル)−1,1,3,3−テトラメチルジシクロヘキサン二無水物、p−フェニレンビス(トリメリテート無水物)、エチレンテトラカルボン酸二無水物、1,2,3,4−ブタンテトラカルボン酸二無水物、デカヒドロナフタレン−1,4,5,8−テトラカルボン酸二無水物、4,8−ジメチル−1,2,3,5,6,7−ヘキサヒドロナフタレン−1,2,5,6−テトラカルボン酸二無水物、シクロペンタン−1,2,3,4−テトラカルボン酸二無水物、ピロリジン−2,3,4,5−テトラカルボン酸二無水物、1,2,3,4−シクロブタンテトラカルボン酸二無水物、ビス(エキソ−ビシクロ〔2,2,1〕ヘプタン−2,3−ジカルボン酸二無水物、ビシクロ−〔2,2,2〕−オクト−7−エン−2,3,5,6−テトラカルボン酸二無水物、2,2−ビス(3,4−ジカルボキシフェニル)プロパン二無水物、2,2−ビス〔4−(3,4−ジカルボキシフェニル)フェニル〕プロパン二無水物、2,2−ビス(3,4−ジカルボキシフェニル)ヘキサフルオロプロパン二無水物、2,2−ビス〔4−(3,4−ジカルボキシフェニル)フェニル〕ヘキサフルオロプロパン二無水物、4,4’−ビス(3,4−ジカルボキシフェノキシ)ジフェニルスルフィド二無水物、1,4−ビス(2−ヒドロキシヘキサフルオロイソプロピル)ベンゼンビス(トリメリット酸無水物)、1,3−ビス(2−ヒドロキシヘキサフルオロイソプロピル)ベンゼンビス(トリメリット酸無水物)、5−(2,5−ジオキソテトラヒドロフリル)−3−メチル−3−シクロヘキセン−1,2−ジカルボン酸二無水物、テトラヒドロフラン−2,3,4,5−テトラカルボン酸二無水物、下記一般式(I)で表されるテトラカルボン酸二無水物及び下記式(II)で表されるテトラカルボン酸二無水物が挙げられる。   There is no restriction | limiting in particular as tetracarboxylic dianhydride used as a raw material of a polyimide resin, For example, pyromellitic dianhydride, 3,3 ', 4,4'-biphenyltetracarboxylic dianhydride, 2, 2 ′, 3,3′-biphenyltetracarboxylic dianhydride, 2,2-bis (3,4-dicarboxyphenyl) propane dianhydride, 2,2-bis (2,3-dicarboxyphenyl) propane Dianhydride, 1,1-bis (2,3-dicarboxyphenyl) ethane dianhydride, 1,1-bis (3,4-dicarboxyphenyl) ethane dianhydride, bis (2,3-dicarboxy) Phenyl) methane dianhydride, bis (3,4-dicarboxyphenyl) methane dianhydride, bis (3,4-dicarboxyphenyl) sulfone dianhydride, 3,4,9,10-perylenetetraca Boronic acid dianhydride, bis (3,4-dicarboxyphenyl) ether dianhydride, benzene-1,2,3,4-tetracarboxylic dianhydride, 3,4,3 ′, 4′-benzophenone tetra Carboxylic dianhydride, 2,3,2 ′, 3′-benzophenone tetracarboxylic dianhydride, 3,3,3 ′, 4′-benzophenone tetracarboxylic dianhydride, 1,2,5,6- Naphthalenetetracarboxylic dianhydride, 1,4,5,8-naphthalenetetracarboxylic dianhydride, 2,3,6,7-naphthalenetetracarboxylic dianhydride, 1,2,4,5-naphthalenetetra Carboxylic dianhydride, 2,6-dichloronaphthalene-1,4,5,8-tetracarboxylic dianhydride, 2,7-dichloronaphthalene-1,4,5,8-tetracarboxylic dianhydride, 2, 3, 6, 7 Tetrachloronaphthalene-1,4,5,8-tetracarboxylic dianhydride, phenanthrene-1,8,9,10-tetracarboxylic dianhydride, pyrazine-2,3,5,6-tetracarboxylic dianhydride Anhydride, thiophene-2,3,5,6-tetracarboxylic dianhydride, 2,3,3 ′, 4′-biphenyltetracarboxylic dianhydride, 3,4,3 ′, 4′-biphenyltetra Carboxylic dianhydride, 2,3,2 ′, 3′-biphenyltetracarboxylic dianhydride, bis (3,4-dicarboxyphenyl) dimethylsilane dianhydride, bis (3,4-dicarboxyphenyl) Methylphenylsilane dianhydride, bis (3,4-dicarboxyphenyl) diphenylsilane dianhydride, 1,4-bis (3,4-dicarboxyphenyldimethylsilyl) benzene dianhydride, 1 , 3-bis (3,4-dicarboxyphenyl) -1,1,3,3-tetramethyldicyclohexane dianhydride, p-phenylenebis (trimellitate anhydride), ethylenetetracarboxylic dianhydride, 1, 2,3,4-butanetetracarboxylic dianhydride, decahydronaphthalene-1,4,5,8-tetracarboxylic dianhydride, 4,8-dimethyl-1,2,3,5,6,7 -Hexahydronaphthalene-1,2,5,6-tetracarboxylic dianhydride, cyclopentane-1,2,3,4-tetracarboxylic dianhydride, pyrrolidine-2,3,4,5-tetracarboxylic Acid dianhydride, 1,2,3,4-cyclobutanetetracarboxylic dianhydride, bis (exo-bicyclo [2,2,1] heptane-2,3-dicarboxylic dianhydride, bicyclo- [2, 2,2] -o To-7-ene-2,3,5,6-tetracarboxylic dianhydride, 2,2-bis (3,4-dicarboxyphenyl) propane dianhydride, 2,2-bis [4- (3 , 4-Dicarboxyphenyl) phenyl] propane dianhydride, 2,2-bis (3,4-dicarboxyphenyl) hexafluoropropane dianhydride, 2,2-bis [4- (3,4-dicarboxy) Phenyl) phenyl] hexafluoropropane dianhydride, 4,4′-bis (3,4-dicarboxyphenoxy) diphenyl sulfide dianhydride, 1,4-bis (2-hydroxyhexafluoroisopropyl) benzenebis (trimerit Acid anhydride), 1,3-bis (2-hydroxyhexafluoroisopropyl) benzenebis (trimellitic anhydride), 5- (2,5-dioxotetrahydro Ryl) -3-methyl-3-cyclohexene-1,2-dicarboxylic dianhydride, tetrahydrofuran-2,3,4,5-tetracarboxylic dianhydride, tetracarboxylic acid represented by the following general formula (I) Examples thereof include acid dianhydrides and tetracarboxylic dianhydrides represented by the following formula (II).

式(I)中、aは2〜20の整数を示す。   In formula (I), a represents an integer of 2 to 20.

上記一般式(I)で表されるテトラカルボン酸二無水物は、無水トリメリット酸モノクロライド及び対応するジオールから合成することができ、具体的には、1,2−(エチレン)ビス(トリメリテート無水物)、1,3−(トリメチレン)ビス(トリメリテート無水物)、1,4−(テトラメチレン)ビス(トリメリテート無水物)、1,5−(ペンタメチレン)ビス(トリメリテート無水物)、1,6−(ヘキサメチレン)ビス(トリメリテート無水物)、1,7−(ヘプタメチレン)ビス(トリメリテート無水物)、1,8−(オクタメチレン)ビス(トリメリテート無水物)、1,9−(ノナメチレン)ビス(トリメリテート無水物)、1,10−(デカメチレン)ビス(トリメリテート無水物)、1,12−(ドデカメチレン)ビス(トリメリテート無水物)、1,16−(ヘキサデカメチレン)ビス(トリメリテート無水物)及び1,18−(オクタデカメチレン)ビス(トリメリテート無水物)が挙げられる。   The tetracarboxylic dianhydride represented by the above general formula (I) can be synthesized from trimellitic anhydride monochloride and the corresponding diol, specifically, 1,2- (ethylene) bis (trimellitate). Anhydride), 1,3- (trimethylene) bis (trimellitic anhydride), 1,4- (tetramethylene) bis (trimellitic anhydride), 1,5- (pentamethylene) bis (trimellitic anhydride), 1, 6- (Hexamethylene) bis (trimellitic anhydride), 1,7- (heptamethylene) bis (trimellitic anhydride), 1,8- (octamethylene) bis (trimellitic anhydride), 1,9- (nonamethylene) Bis (trimellitic anhydride), 1,10- (decamethylene) bis (trimellitic anhydride), 1,12- (dodecamethylene) bi (Trimellitate anhydride), 1,16 (hexamethylene decamethylene) bis (trimellitate anhydride) and 1,18 (octadecamethylene) bis (trimellitate anhydride) and the like.

テトラカルボン酸二無水物としては、優れた耐湿信頼性を付与できる点で、上記式(II)で表されるテトラカルボン酸二無水物が好ましい。上記テトラカルボン酸二無水物は、単独で又は2種以上を組み合わせて使用することができる。   As the tetracarboxylic dianhydride, a tetracarboxylic dianhydride represented by the above formula (II) is preferable in that it can provide excellent moisture resistance reliability. The said tetracarboxylic dianhydride can be used individually or in combination of 2 or more types.

上記式(II)で表されるテトラカルボン酸二無水物の含有量は、全テトラカルボン酸二無水物に対して40モル%以上が好ましく、50モル%以上がより好ましく、70モル%以上が更に好ましい。含有量が40モル%以上であると、上記式(II)で表されるテトラカルボン酸二無水物を使用したことによる耐湿信頼性の効果を充分に確保し易い傾向がある。   The content of the tetracarboxylic dianhydride represented by the above formula (II) is preferably 40 mol% or more, more preferably 50 mol% or more, and more preferably 70 mol% or more based on the total tetracarboxylic dianhydride. Further preferred. When the content is 40 mol% or more, there is a tendency to sufficiently ensure the effect of moisture resistance reliability due to the use of the tetracarboxylic dianhydride represented by the above formula (II).

上記ポリイミド樹脂の原料として用いられるジアミンとしては、特に制限はなく、例えば、o−フェニレンジアミン、m−フェニレンジアミン、p−フェニレンジアミン、3,3’−ジアミノジフェニルエーテル、3,4’−ジアミノジフェニルエーテル、4,4’−ジアミノジフェニルエーテル、3,3’−ジアミノジフェニルメタン、3,4’−ジアミノジフェニルメタン、4,4’−ジアミノジフェニルエーテルメタン、ビス(4−アミノ−3,5−ジメチルフェニル)メタン、ビス(4−アミノ−3,5−ジイソプロピルフェニル)メタン、3,3’−ジアミノジフェニルジフルオロメタン、3,4’−ジアミノジフェニルジフルオロメタン、4,4’−ジアミノジフェニルジフルオロメタン、3,3’−ジアミノジフェニルスルホン、3,4’−ジアミノジフェニルスルホン、4,4’−ジアミノジフェニルスルホン、3,3’−ジアミノジフェニルスルフィド、3,4’−ジアミノジフェニルスルフィド、4,4’−ジアミノジフェニルスルフィド、3,3’−ジアミノジフェニルケトン、3,4’−ジアミノジフェニルケトン、4,4’−ジアミノジフェニルケトン、2,2−ビス(3−アミノフェニル)プロパン、2,2’−(3,4’−ジアミノジフェニル)プロパン、2,2−ビス(4−アミノフェニル)プロパン、2,2−ビス(3−アミノフェニル)ヘキサフルオロプロパン、2,2−(3,4’−ジアミノジフェニル)ヘキサフルオロプロパン、2,2−ビス(4−アミノフェニル)ヘキサフルオロプロパン、1,3−ビス(3−アミノフェノキシ)ベンゼン、1,4−ビス(3−アミノフェノキシ)ベンゼン、1,4−ビス(4−アミノフェノキシ)ベンゼン、3,3’−(1,4−フェニレンビス(1−メチルエチリデン))ビスアニリン、3,4’−(1,4−フェニレンビス(1−メチルエチリデン))ビスアニリン、4,4’−(1,4−フェニレンビス(1−メチルエチリデン))ビスアニリン、2,2−ビス(4−(3−アミノフェノキシ)フェニル)プロパン、2,2−ビス(4−(3−アミノフェノキシ)フェニル)ヘキサフルオロプロパン、2,2−ビス(4−(4−アミノフェノキシ)フェニル)ヘキサフルオロプロパン、ビス(4−(3−アミノエノキシ)フェニル)スルフィド、ビス(4−(4−アミノエノキシ)フェニル)スルフィド、ビス(4−(3−アミノエノキシ)フェニル)スルホン、ビス(4−(4−アミノエノキシ)フェニル)スルホン、3,5−ジアミノ安息香酸等の芳香族ジアミン、1,3−ビス(アミノメチル)シクロヘキサン、2,2−ビス(4−アミノフェノキシフェニル)プロパン、下記一般式(III)又は(IV)で表される脂肪族エーテルジアミン、下記一般式(V)で表される脂肪族ジアミン及び下記一般式(VI)で表されるシロキサンジアミンが挙げられる。   There is no restriction | limiting in particular as diamine used as a raw material of the said polyimide resin, For example, o-phenylenediamine, m-phenylenediamine, p-phenylenediamine, 3,3'- diaminodiphenyl ether, 3,4'-diaminodiphenyl ether, 4,4′-diaminodiphenyl ether, 3,3′-diaminodiphenylmethane, 3,4′-diaminodiphenylmethane, 4,4′-diaminodiphenylethermethane, bis (4-amino-3,5-dimethylphenyl) methane, bis ( 4-amino-3,5-diisopropylphenyl) methane, 3,3′-diaminodiphenyldifluoromethane, 3,4′-diaminodiphenyldifluoromethane, 4,4′-diaminodiphenyldifluoromethane, 3,3′-diaminodiphenyl Sulfo 3,4′-diaminodiphenylsulfone, 4,4′-diaminodiphenylsulfone, 3,3′-diaminodiphenylsulfide, 3,4′-diaminodiphenylsulfide, 4,4′-diaminodiphenylsulfide, 3,3 ′ -Diaminodiphenyl ketone, 3,4'-diaminodiphenyl ketone, 4,4'-diaminodiphenyl ketone, 2,2-bis (3-aminophenyl) propane, 2,2 '-(3,4'-diaminodiphenyl) Propane, 2,2-bis (4-aminophenyl) propane, 2,2-bis (3-aminophenyl) hexafluoropropane, 2,2- (3,4'-diaminodiphenyl) hexafluoropropane, 2,2 -Bis (4-aminophenyl) hexafluoropropane, 1,3-bis (3-aminophenoxy) Zen, 1,4-bis (3-aminophenoxy) benzene, 1,4-bis (4-aminophenoxy) benzene, 3,3 ′-(1,4-phenylenebis (1-methylethylidene)) bisaniline, 3 , 4 ′-(1,4-phenylenebis (1-methylethylidene)) bisaniline, 4,4 ′-(1,4-phenylenebis (1-methylethylidene)) bisaniline, 2,2-bis (4- ( 3-aminophenoxy) phenyl) propane, 2,2-bis (4- (3-aminophenoxy) phenyl) hexafluoropropane, 2,2-bis (4- (4-aminophenoxy) phenyl) hexafluoropropane, bis (4- (3-aminoenoxy) phenyl) sulfide, bis (4- (4-aminoenoxy) phenyl) sulfide, bis (4- (3-aminoethyl) Noxy) phenyl) sulfone, bis (4- (4-aminoenoxy) phenyl) sulfone, aromatic diamines such as 3,5-diaminobenzoic acid, 1,3-bis (aminomethyl) cyclohexane, 2,2-bis (4 -Aminophenoxyphenyl) propane, an aliphatic ether diamine represented by the following general formula (III) or (IV), an aliphatic diamine represented by the following general formula (V), and the following general formula (VI) Examples include siloxane diamine.

式(III)中、Q、Q及びQはそれぞれ独立に炭素数1〜10のアルキレン基を示し、bは1〜80の整数を示す。In formula (III), Q 1 , Q 2 and Q 3 each independently represents an alkylene group having 1 to 10 carbon atoms, and b represents an integer of 1 to 80.

式(IV)中、Q、Q、Q及びQはそれぞれ独立に炭素数1〜10のアルキレン基を示し、c、d及びeはそれぞれ独立に1〜50の整数を示す。In formula (IV), Q 4 , Q 5 , Q 6 and Q 7 each independently represent an alkylene group having 1 to 10 carbon atoms, and c, d and e each independently represent an integer of 1 to 50.

式(V)中、fは5〜20の整数を示す。   In formula (V), f shows the integer of 5-20.

式(VI)中、Q及びQ13はそれぞれ独立に炭素数1〜5のアルキレン基又は置換基を有してもよいフェニレン基を示し、Q、Q10、Q11及びQ12はそれぞれ独立に炭素数1〜5のアルキル基、フェニル基又はフェノキシ基を示し、gは1〜5の整数を示す。In formula (VI), Q 8 and Q 13 each independently represent an alkylene group having 1 to 5 carbon atoms or a phenylene group which may have a substituent, and Q 9 , Q 10 , Q 11 and Q 12 are each Independently, it represents an alkyl group having 1 to 5 carbon atoms, a phenyl group or a phenoxy group, and g represents an integer of 1 to 5.

これらの中でも、低応力性、低温ラミネート性及び低温接着性を付与できる点で、上記一般式(III)、(IV)又は(V)で表されるジアミンが好ましく、低吸水性及び低吸湿性を付与できる点で、上記一般式(VI)で表されるジアミンが好ましい。これらのジアミンは単独で又は2種以上を組み合わせて使用することができる。   Among these, the diamine represented by the above general formula (III), (IV) or (V) is preferable in that low stress property, low temperature laminating property and low temperature adhesiveness can be imparted, and has low water absorption and low water absorption. The diamine represented by the said general formula (VI) is preferable at the point which can provide. These diamines can be used alone or in combination of two or more.

上記一般式(III)又は(IV)で表される脂肪族エーテルジアミンの含有量は、全ジアミンの1〜50モル%であることが好ましく、上記一般式(V)で表される脂肪族ジアミンの含有量は、全ジアミンの20〜80モル%であることが好ましく、上記一般式(VI)で表されるシロキサンジアミンの含有量は、全ジアミンの20〜80モル%であることが好ましい。上記含有量の範囲内であると、低温ラミネート性及び低吸水性の付与の効果が大きくなる傾向がある。   The content of the aliphatic ether diamine represented by the general formula (III) or (IV) is preferably 1 to 50 mol% of the total diamine, and the aliphatic diamine represented by the general formula (V). The content of is preferably 20 to 80 mol% of the total diamine, and the content of the siloxane diamine represented by the general formula (VI) is preferably 20 to 80 mol% of the total diamine. When the content is within the above range, the effect of imparting low temperature laminating properties and low water absorption tends to increase.

また、上記一般式(III)で表される脂肪族エーテルジアミンとしては、具体的には、下記式(III−1)〜(III−5)の脂肪族エーテルジアミンが挙げられる。なお、一般式(III−4)及び(III−5)中、nは1以上の整数を表す。   Specific examples of the aliphatic ether diamine represented by the general formula (III) include aliphatic ether diamines represented by the following formulas (III-1) to (III-5). In general formulas (III-4) and (III-5), n represents an integer of 1 or more.

上記一般式(III−4)で表される脂肪族エーテルジアミンの重量平均分子量は、例えば、350、750、1100又は2100であることが好ましい。また、上記一般式(III−5)で表される脂肪族エーテルジアミンの重量平均分子量は、例えば、230、400又は2000であることが好ましい。   The weight average molecular weight of the aliphatic ether diamine represented by the general formula (III-4) is preferably, for example, 350, 750, 1100, or 2100. Moreover, it is preferable that the weight average molecular weight of aliphatic ether diamine represented by the said general formula (III-5) is 230, 400, or 2000, for example.

上記脂肪族エーテルジアミンのうち、低温ラミネート性と有機レジスト付き基板に対する良好な接着性とを確保できる点で、上記一般式(IV)、下記一般式(VII)、(VIII)又は(IX)でそれぞれ表される脂肪族エーテルジアミンがより好ましい。   Among the above aliphatic ether diamines, the above general formula (IV), the following general formula (VII), (VIII) or (IX) is used in that low-temperature laminating properties and good adhesion to a substrate with an organic resist can be secured. The aliphatic ether diamine represented respectively is more preferable.

式(VII)中、hは2〜80の整数を示し、2〜70であることがより好ましい。   In formula (VII), h represents an integer of 2 to 80, more preferably 2 to 70.

式(VIII)中、c、d及びeは1〜50の整数を示し、2〜40であることがより好ましい。   In formula (VIII), c, d and e represent an integer of 1 to 50, more preferably 2 to 40.

式(IX)中、j及びkはそれぞれ独立に1〜70の整数を示す。   In formula (IX), j and k each independently represent an integer of 1 to 70.

上記一般式(VII)で表される脂肪族エーテルジアミンとしては、具体的には、サンテクノケミカル(株)製のジェファーミンD−230,D−400,D−2000及びD−4000、BASF製のポリエーテルアミンD−230,D−400及びD−2000が挙げられ、上記一般式(VIII)で表される脂肪族エーテルジアミンとしては、具体的には、サンテクノケミカル(株)製のジェファーミンED−600,ED−900,ED−2001が挙げられ、上記式(IX)で表される脂肪族エーテルジアミンとしてはサンテクノケミカル(株)製のジェファーミンEDR−148が挙げられる。   Specific examples of the aliphatic ether diamine represented by the general formula (VII) include Jeffamine D-230, D-400, D-2000 and D-4000 manufactured by Sun Techno Chemical Co., Ltd., and BASF. Polyether amines D-230, D-400, and D-2000 are exemplified, and as the aliphatic ether diamine represented by the general formula (VIII), specifically, Jeffermin ED manufactured by Sun Techno Chemical Co., Ltd. -600, ED-900, and ED-2001, and as the aliphatic ether diamine represented by the above formula (IX), Jeffamine EDR-148 manufactured by Sun Techno Chemical Co., Ltd. may be mentioned.

上記一般式(V)で表される脂肪族ジアミンとしては、例えば、1,2−ジアミノエタン、1,3−ジアミノプロパン、1,4−ジアミノブタン、1,5−ジアミノペンタン、1,6−ジアミノヘキサン、1,7−ジアミノヘプタン、1,8−ジアミノオクタン、1,9−ジアミノノナン、1,10−ジアミノデカン、1,11−ジアミノウンデカン、1,12−ジアミノドデカン及び1,2−ジアミノシクロヘキサンが挙げられる。これらの中でも、1,9−ジアミノノナン、1,10−ジアミノデカン、1,11−ジアミノウンデカン及び1,12−ジアミノドデカンが好ましい。   Examples of the aliphatic diamine represented by the general formula (V) include 1,2-diaminoethane, 1,3-diaminopropane, 1,4-diaminobutane, 1,5-diaminopentane, 1,6- Diaminohexane, 1,7-diaminoheptane, 1,8-diaminooctane, 1,9-diaminononane, 1,10-diaminodecane, 1,11-diaminoundecane, 1,12-diaminododecane and 1,2-diaminocyclohexane Is mentioned. Among these, 1,9-diaminononane, 1,10-diaminodecane, 1,11-diaminoundecane and 1,12-diaminododecane are preferable.

上記一般式(VI)で表されるシロキサンジアミンとしては、一般式(VI)中のgが1の場合には、1,1,3,3−テトラメチル−1,3−ビス(4−アミノフェニル)ジシロキサン、1,1,3,3−テトラフェノキシ−1,3−ビス(4−アミノエチル)ジシロキサン、1,1,3,3−テトラフェニル−1,3−ビス(2−アミノエチル)ジシロキサン、1,1,3,3−テトラフェニル−1,3−ビス(3−アミノプロピル)ジシロキサン、1,1,3,3−テトラメチル−1,3−ビス(2−アミノエチル)ジシロキサン、1,1,3,3−テトラメチル−1,3−ビス(3−アミノプロピル)ジシロキサン、1,1,3,3−テトラメチル−1,3−ビス(3−アミノブチル)ジシロキサン及び1,3−ジメチル−1,3−ジメトキシ−1,3−ビス(4−アミノブチル)ジシロキサンが挙げられる。gが2の場合には、1,1,3,3,5,5−ヘキサメチル−1,5−ビス(4−アミノフェニル)トリシロキサン、1,1,5,5−テトラフェニル−3,3−ジメチル−1,5−ビス(3−アミノプロピル)トリシロキサン、1,1,5,5−テトラフェニル−3,3−ジメトキシ−1,5−ビス(4−アミノブチル)トリシロキサン、1,1,5,5−テトラフェニル−3,3−ジメトキシ−1,5−ビス(5−アミノペンチル)トリシロキサン、1,1,5,5−テトラメチル−3,3−ジメトキシ−1,5−ビス(2−アミノエチル)トリシロキサン、1,1,5,5−テトラメチル−3,3−ジメトキシ−1,5−ビス(4−アミノブチル)トリシロキサン、1,1,5,5−テトラメチル−3,3−ジメトキシ−1,5−ビス(5−アミノペンチル)トリシロキサン、1,1,3,3,5,5−ヘキサメチル−1,5−ビス(3−アミノプロピル)トリシロキサン、1,1,3,3,5,5−ヘキサエチル−1,5−ビス(3−アミノプロピル)トリシロキサン及び1,1,3,3,5,5−ヘキサプロピル−1,5−ビス(3−アミノプロピル)トリシロキサンが挙げられる。   As the siloxane diamine represented by the general formula (VI), when g in the general formula (VI) is 1, 1,1,3,3-tetramethyl-1,3-bis (4-amino) Phenyl) disiloxane, 1,1,3,3-tetraphenoxy-1,3-bis (4-aminoethyl) disiloxane, 1,1,3,3-tetraphenyl-1,3-bis (2-amino) Ethyl) disiloxane, 1,1,3,3-tetraphenyl-1,3-bis (3-aminopropyl) disiloxane, 1,1,3,3-tetramethyl-1,3-bis (2-amino) Ethyl) disiloxane, 1,1,3,3-tetramethyl-1,3-bis (3-aminopropyl) disiloxane, 1,1,3,3-tetramethyl-1,3-bis (3-amino) Butyl) disiloxane and 1,3-dimethyl-1,3- Methoxy-1,3-bis (4-aminobutyl) disiloxane and the like. When g is 2, 1,1,3,3,5,5-hexamethyl-1,5-bis (4-aminophenyl) trisiloxane, 1,1,5,5-tetraphenyl-3,3 -Dimethyl-1,5-bis (3-aminopropyl) trisiloxane, 1,1,5,5-tetraphenyl-3,3-dimethoxy-1,5-bis (4-aminobutyl) trisiloxane, 1, 1,5,5-tetraphenyl-3,3-dimethoxy-1,5-bis (5-aminopentyl) trisiloxane, 1,1,5,5-tetramethyl-3,3-dimethoxy-1,5- Bis (2-aminoethyl) trisiloxane, 1,1,5,5-tetramethyl-3,3-dimethoxy-1,5-bis (4-aminobutyl) trisiloxane, 1,1,5,5-tetra Methyl-3,3-dimethoxy-1,5-bis 5-aminopentyl) trisiloxane, 1,1,3,3,5,5-hexamethyl-1,5-bis (3-aminopropyl) trisiloxane, 1,1,3,3,5,5-hexaethyl- Examples include 1,5-bis (3-aminopropyl) trisiloxane and 1,1,3,3,5,5-hexapropyl-1,5-bis (3-aminopropyl) trisiloxane.

上記ポリイミド樹脂は、単独で又は2種以上の混合物として使用することができる。   The said polyimide resin can be used individually or as a mixture of 2 or more types.

(d)成分のガラス転移温度(Tg)は、接着剤組成物の基板やチップへの貼付性に優れる観点から、100℃以下が好ましく、85℃以下がより好ましい。Tgが100℃以下である場合には、半導体チップに形成されたバンプや、基板に形成された電極や配線パターン等の凹凸を接着剤組成物により埋め込み易くなり、気泡が残存することがなくボイドが発生しにくい傾向がある。なお、上記Tgとは、DSC(パーキンエルマー社製DSC−7型)を用いて、サンプル量10mg、昇温速度10℃/分、測定雰囲気:空気の条件で測定したときのTgである。   The glass transition temperature (Tg) of the component (d) is preferably 100 ° C. or less, and more preferably 85 ° C. or less, from the viewpoint of excellent adhesiveness to the substrate or chip of the adhesive composition. When Tg is 100 ° C. or less, bumps formed on the semiconductor chip, and unevenness such as electrodes and wiring patterns formed on the substrate can be easily embedded with the adhesive composition, and no voids remain without voids. Tends to be less likely to occur. In addition, said Tg is Tg when using DSC (DSC-7 type | mold by Perkin Elmer Co., Ltd.) and measuring on the conditions of sample amount 10mg, temperature increase rate 10 degree-C / min, and measurement atmosphere: air.

(d)成分の重量平均分子量は、ポリスチレン換算で10000以上であるが、単独で良好なフィルム形成性を示すために、30000以上が好ましく、40000以上がより好ましく、50000以上が更に好ましい。重量平均分子量が10000以上であると、フィルム形成性及び耐熱性が向上する傾向がある。なお、本明細書において、重量平均分子量とは、高速液体クロマトグラフィー(例えば、島津製作所製、製品名「C−R4A」)を用いて、ポリスチレン換算で測定したときの重量平均分子量を意味する。   Although the weight average molecular weight of (d) component is 10,000 or more in polystyrene conversion, in order to show favorable film formation independently, 30000 or more are preferable, 40000 or more are more preferable, and 50000 or more are still more preferable. When the weight average molecular weight is 10,000 or more, film formability and heat resistance tend to be improved. In addition, in this specification, a weight average molecular weight means the weight average molecular weight when measured in polystyrene conversion using a high performance liquid chromatography (For example, the product name "C-R4A" by Shimadzu Corporation).

(d)成分の含有量は特に制限されないが、フィルム状を良好に保持するため、(a)成分100質量部に対して、1〜500質量部であることが好ましく、5〜300質量部であることがより好ましく、10〜200質量部が更に好ましい。(d)成分の含有量が1質量部以上では、フィルム形成性の向上効果が得られ易い傾向があり、500質量部以下であると、接着剤組成物の硬化性が向上し、接着力が向上する傾向がある。   The content of the component (d) is not particularly limited, but is preferably 1 to 500 parts by mass, and 5 to 300 parts by mass with respect to 100 parts by mass of the component (a) in order to maintain a good film shape. More preferably, it is more preferably 10 to 200 parts by mass. When the content of the component (d) is 1 part by mass or more, there is a tendency that an effect of improving the film formability tends to be obtained, and when it is 500 parts by mass or less, the curability of the adhesive composition is improved and the adhesive strength is increased. There is a tendency to improve.

(e)成分:フラックス活性剤
本発明の接着剤組成物には(e)成分、すなわち、フラックス活性(酸化物や不純物を除去する活性)を示す化合物であるフラックス活性剤を含有することができる。フラックス活性剤としては、イミダゾール類やアミン類のように非共有電子対を有する含窒素化合物、カルボン酸類、フェノール類及びアルコール類が挙げられる。
(E) Component: Flux Activator The adhesive composition of the present invention can contain a component (e), that is, a flux activator that is a compound exhibiting flux activity (activity for removing oxides and impurities). . Examples of the flux activator include nitrogen-containing compounds having lone pairs such as imidazoles and amines, carboxylic acids, phenols, and alcohols.

これらの中でも、カルボン酸類はフラックス活性が強く、(a)成分であるエポキシ樹脂と反応し、接着剤組成物の硬化物中に遊離した状態で存在しないため、絶縁信頼性の低下を防ぐことができる。   Among these, carboxylic acids have a strong flux activity and react with the epoxy resin as the component (a) and are not present in a free state in the cured product of the adhesive composition, thereby preventing a decrease in insulation reliability. it can.

カルボン酸類としては、例えば、エタン酸、プロパン酸、ブタン酸、ペンタン酸、ヘキサン酸、ヘプタン酸、オクタン酸、ノナン酸、デカン酸、ドデカン酸、テトラデカン酸、ヘキサデカン酸、ヘプタデカン酸、オクタデカン酸等の脂式飽和カルボン酸;オレイン酸、リノール酸、リノレン酸、アラキドン酸、ドコサヘサエン酸、エイコサペンタエン酸等の脂式不飽和カルボン酸;マレイン酸、フマル酸、シュウ酸、マロン酸、コハク酸、グルタル酸、アジピン酸等の脂式ジカルボン酸;安息香酸、フタル酸、イソフタル酸、テレフタル酸、トリメリット酸、トリメシン酸、ヘミメリット酸、ピロメリット酸、ペンタンカルボン酸、メリト酸(メリット酸)等の芳香族カルボン酸が挙げられる。また、ヒドロキシル基を有するカルボン酸としては、例えば、乳酸、りんご酸、クエン酸及びサリチル酸が挙げられる。   Examples of carboxylic acids include ethanoic acid, propanoic acid, butanoic acid, pentanoic acid, hexanoic acid, heptanoic acid, octanoic acid, nonanoic acid, decanoic acid, dodecanoic acid, tetradecanoic acid, hexadecanoic acid, heptadecanoic acid, and octadecanoic acid. Fatty saturated carboxylic acids; oleic acid, linoleic acid, linolenic acid, arachidonic acid, docosahesaenoic acid, eicosapentaenoic acid, etc .; aliphatic unsaturated carboxylic acids; maleic acid, fumaric acid, oxalic acid, malonic acid, succinic acid, glutaric acid Aliphatic dicarboxylic acids such as adipic acid; fragrances such as benzoic acid, phthalic acid, isophthalic acid, terephthalic acid, trimellitic acid, trimesic acid, hemimellitic acid, pyromellitic acid, pentanecarboxylic acid, melittic acid Group carboxylic acids. Examples of the carboxylic acid having a hydroxyl group include lactic acid, malic acid, citric acid, and salicylic acid.

さらに、上記芳香族カルボン酸に電子吸引性又は電子供与性の置換基があり、置換基によって芳香族上のカルボン酸の酸性度を変化させた芳香族系カルボン酸を用いることもできる。カルボン酸の酸性度が高いほどフラックス活性が向上する傾向にあるが、酸性度が高すぎると絶縁信頼性が低下する場合がある。カルボン酸の酸性度を高くする電子吸引性置換基としては、ニトロ基、シアノ基、トリフルオロメチル基、ハロゲン基及びフェニル基が挙げられる。カルボン酸の酸性度を弱くする電子供与性の置換基としては、メチル基、エチル基、イソプロピル基、タ−シャルブチル基、ジメチルアミノ基及びトリメチルアミノ基が挙げられる。なお、上記置換基の数や位置は、フラックス活性や絶縁信頼性が低下しなければ特に制限されない。   Furthermore, the aromatic carboxylic acid has an electron-withdrawing or electron-donating substituent, and an aromatic carboxylic acid in which the acidity of the carboxylic acid on the aromatic is changed by the substituent can also be used. Although the flux activity tends to improve as the acidity of the carboxylic acid increases, the insulation reliability may decrease if the acidity is too high. Examples of the electron-withdrawing substituent that increases the acidity of the carboxylic acid include a nitro group, a cyano group, a trifluoromethyl group, a halogen group, and a phenyl group. Examples of the electron donating substituent that weakens the acidity of the carboxylic acid include a methyl group, an ethyl group, an isopropyl group, a tertiary butyl group, a dimethylamino group, and a trimethylamino group. The number and position of the substituents are not particularly limited as long as the flux activity and the insulation reliability are not lowered.

(その他の成分)
本実施形態の接着剤組成物には、粘度や硬化物の物性を制御するため、及び、半導体チップ及び基板を接続した際のボイドの発生や吸湿率の上昇を抑制するために、(c)成分の他に更にフィラーを配合してもよい。
(Other ingredients)
In the adhesive composition of this embodiment, in order to control the viscosity and physical properties of the cured product, and to suppress the generation of voids and the increase in the moisture absorption rate when the semiconductor chip and the substrate are connected, (c) In addition to the components, a filler may be further blended.

フィラーとしては、絶縁性無機フィラー、ウィスカー又は樹脂フィラーを用いることができる。絶縁性無機フィラー、ウィスカー又は樹脂フィラーとしては、上記(c)成分と同様の物質を使用することができる。これらのフィラー、ウィスカー及び樹脂フィラーは、1種を単独で又は2種以上の混合物として使用することができる。フィラーの形状、平均粒径及び含有量は特に制限されない。   As the filler, an insulating inorganic filler, whisker, or resin filler can be used. As the insulating inorganic filler, whisker, or resin filler, the same material as the component (c) can be used. These fillers, whiskers, and resin fillers can be used alone or as a mixture of two or more. The shape, average particle diameter and content of the filler are not particularly limited.

さらに、本実施形態の接着剤組成物には、酸化防止剤、シランカップリング剤、チタンカップリング剤、レベリング剤、イオントラップ剤等の添加剤を配合してもよい。これらは1種を単独で又は2種以上を組み合わせて用いてもよい。これらの配合量については、各添加剤の効果が発現するように適宜調整すればよい。   Furthermore, you may mix | blend additives, such as antioxidant, a silane coupling agent, a titanium coupling agent, a leveling agent, and an ion trap agent, with the adhesive composition of this embodiment. You may use these individually by 1 type or in combination of 2 or more types. About these compounding quantities, what is necessary is just to adjust suitably so that the effect of each additive may express.

本実施形態の接着剤組成物は、フィルム状に形成することができる。本実施形態の接着剤組成物を用いたフィルム状接着剤の作製方法を以下に示す。まず、(a)成分、(b)成分及び(c)成分、並びに必要に応じて添加される(d)成分又は(e)成分等を有機溶媒中に加え、攪拌混合、混錬等により、溶解又は分散させて、樹脂ワニスを調製する。その後、離型処理を施した基材フィルム上に、樹脂ワニスをナイフコーター、ロールコーターやアプリケーターを用いて塗布した後、加熱により有機溶媒を除去することにより、基材フィルム上にフィルム状接着剤が得られる。   The adhesive composition of this embodiment can be formed into a film. A method for producing a film adhesive using the adhesive composition of the present embodiment is shown below. First, the component (a), the component (b) and the component (c), and the component (d) or the component (e) added as necessary are added to an organic solvent, and mixed by stirring, kneading, etc. A resin varnish is prepared by dissolving or dispersing. Then, after applying the resin varnish on the base film subjected to the release treatment using a knife coater, roll coater or applicator, the organic solvent is removed by heating, whereby a film adhesive is applied on the base film. Is obtained.

樹脂ワニスの調製に用いる有機溶媒としては、各成分を均一に溶解又は分散し得る特性を有するものが好ましく、例えば、ジメチルホルムアミド、ジメチルアセトアミド、N−メチル−2−ピロリドン、ジメチルスルホキシド、ジエチレングリコールジメチルエーテル、トルエン、ベンゼン、キシレン、メチルエチルケトン、テトラヒドロフラン、エチルセロソルブ、エチルセロソルブアセテート、ブチルセロソルブ、ジオキサン、シクロヘキサノン、及び酢酸エチルが挙げられる。これらの有機溶媒は、単独で又は2種類以上を組み合わせて使用することができる。樹脂ワニス調製の際の攪拌混合や混錬は、例えば、攪拌機、らいかい機、3本ロール、ボールミル、ビーズミル及びホモディスパーを用いて行うことができる。   As the organic solvent used for preparing the resin varnish, those having properties capable of uniformly dissolving or dispersing each component are preferable. For example, dimethylformamide, dimethylacetamide, N-methyl-2-pyrrolidone, dimethyl sulfoxide, diethylene glycol dimethyl ether, Examples include toluene, benzene, xylene, methyl ethyl ketone, tetrahydrofuran, ethyl cellosolve, ethyl cellosolve acetate, butyl cellosolve, dioxane, cyclohexanone, and ethyl acetate. These organic solvents can be used alone or in combination of two or more. Stir mixing and kneading at the time of preparing the resin varnish can be performed using, for example, a stirrer, a raking machine, a three roll, a ball mill, a bead mill, and a homodisper.

基材フィルムとしては、有機溶媒を揮発させる際の加熱条件に耐え得る耐熱性を有するものであれば特に制限はなく、ポリプロピレンフィルム、ポリメチルペンテンフィルム等のポリオレフィンフィルム、、ポリエチレンテレフタレートフィルム、ポリエチレンナフタレートフィルム等のポリエステルフィルム、ポリイミドフィルム及びポリエーテルイミドフィルムを例示できる。基材フィルムは、これらのフィルムからなる単層のものに限られず、2種以上の材料からなる多層フィルムであってもよい。   The substrate film is not particularly limited as long as it has heat resistance that can withstand the heating conditions when the organic solvent is volatilized. Polyolefin films such as polypropylene film and polymethylpentene film, polyethylene terephthalate film, polyethylene naphthalate Examples thereof include polyester films such as phthalate films, polyimide films, and polyetherimide films. The base film is not limited to a single layer made of these films, and may be a multilayer film made of two or more materials.

基材フィルムへ塗布した樹脂ワニスから有機溶媒を揮発させる際の乾燥条件は、有機溶媒が十分に揮発する条件とすることが好ましく、具体的には、50〜200℃、0.1〜90分間の加熱を行うことが好ましい。   It is preferable that the drying conditions for volatilizing the organic solvent from the resin varnish applied to the base film are such that the organic solvent is sufficiently volatilized, specifically, 50 to 200 ° C. and 0.1 to 90 minutes. It is preferable to perform heating.

また、本実施形態の接着剤組成物は、作業性を向上する観点から、ウエハ上に直接スピンコートし、必要により乾燥した後、ウエハを個片化することでも使用することができる。   In addition, from the viewpoint of improving workability, the adhesive composition of the present embodiment can also be used by spin-coating directly on a wafer and drying it if necessary, and then dividing the wafer into individual pieces.

<半導体装置>
本実施形態の半導体装置について、図1及び2を用いて以下説明する。図1は、本発明の半導体装置の一実施形態を示す模式断面図である。図1(a)に示すように、半導体装置100は、互いに対向する半導体チップ10及び基板(回路配線基板)20と、半導体チップ10及び基板20の互いに対向する面にそれぞれ配置された配線15と、半導体チップ10及び基板20の配線15を互いに接続する接続バンプ30と、半導体チップ10及び基板20間の空隙に隙間なく充填された接着剤組成物40とを有している。半導体チップ10及び基板20は、配線15及び接続バンプ30によりフリップチップ接続されている。配線15及び接続バンプ30は、接着剤組成物40により封止されており外部環境から遮断されている。
<Semiconductor device>
The semiconductor device of this embodiment will be described below with reference to FIGS. FIG. 1 is a schematic cross-sectional view showing an embodiment of a semiconductor device of the present invention. As shown in FIG. 1A, a semiconductor device 100 includes a semiconductor chip 10 and a substrate (circuit wiring board) 20 that face each other, and wirings 15 that are respectively disposed on mutually facing surfaces of the semiconductor chip 10 and the substrate 20. The connection bump 30 connects the semiconductor chip 10 and the wiring 15 of the substrate 20 to each other, and the adhesive composition 40 is filled in the gap between the semiconductor chip 10 and the substrate 20 without a gap. The semiconductor chip 10 and the substrate 20 are flip-chip connected by wiring 15 and connection bumps 30. The wiring 15 and the connection bump 30 are sealed with an adhesive composition 40 and are shielded from the external environment.

図1(b)に示すように、半導体装置200は、互いに対向する半導体チップ10及び基板20と、半導体チップ10及び基板20の互いに対向する面にそれぞれ配置されたバンプ32と、半導体チップ10及び基板20間の空隙に隙間なく充填された接着剤組成物40とを有している。半導体チップ10及び基板20は、対向するバンプ32が互いに接続されることによりフリップチップ接続されている。バンプ32は、接着剤組成物40により封止されており外部環境から遮断されている。   As shown in FIG. 1B, the semiconductor device 200 includes a semiconductor chip 10 and a substrate 20 that face each other, a bump 32 that is disposed on a surface that faces the semiconductor chip 10 and the substrate 20, respectively, And an adhesive composition 40 filled in the gaps between the substrates 20 without any gaps. The semiconductor chip 10 and the substrate 20 are flip-chip connected by connecting opposing bumps 32 to each other. The bumps 32 are sealed with the adhesive composition 40 and are blocked from the external environment.

図2は、本発明の半導体装置の他の一実施形態を示す模式断面図である。図2(a)に示すように、半導体装置300は、2つの半導体チップ10が配線15及び接続バンプ30によりフリップチップ接続されている点を除き、半導体装置100と同様である。図2(b)に示すように、半導体装置400は、2つの半導体チップ10がバンプ32によりフリップチップ接続されている点を除き、半導体装置200と同様である。   FIG. 2 is a schematic cross-sectional view showing another embodiment of the semiconductor device of the present invention. As shown in FIG. 2A, the semiconductor device 300 is the same as the semiconductor device 100 except that two semiconductor chips 10 are flip-chip connected by wirings 15 and connection bumps 30. As shown in FIG. 2B, the semiconductor device 400 is the same as the semiconductor device 200 except that the two semiconductor chips 10 are flip-chip connected by the bumps 32.

半導体チップ10としては、特に限定はなく、シリコン、ゲルマニウム等の同一種類の元素から構成される元素半導体、ガリウムヒ素、インジウムリン等の化合物半導体を用いることができる。   The semiconductor chip 10 is not particularly limited, and an elemental semiconductor composed of the same kind of element such as silicon or germanium, or a compound semiconductor such as gallium arsenide or indium phosphide can be used.

基板20としては、回路基板であれば特に制限はなく、ガラスエポキシ、ポリイミド、ポリエステル、セラミック、エポキシ、ビスマレイミドトリアジン等を主な成分とする絶縁基板の表面に、金属膜の不要な個所をエッチング除去して形成された配線(配線パターン)15を有する回路基板、上記絶縁基板の表面に金属めっき等によって配線15が形成された回路基板、上記絶縁基板の表面に導電性物質を印刷して配線15が形成された回路基板を用いることができる。   The substrate 20 is not particularly limited as long as it is a circuit board, and an unnecessary portion of a metal film is etched on the surface of an insulating substrate mainly composed of glass epoxy, polyimide, polyester, ceramic, epoxy, bismaleimide triazine, or the like. Circuit board having wiring (wiring pattern) 15 formed by removing, circuit board having wiring 15 formed on the surface of the insulating substrate by metal plating or the like, wiring by printing a conductive material on the surface of the insulating substrate A circuit board on which 15 is formed can be used.

配線15やバンプ32等の接続部は、主成分として、金、銀、銅、はんだ(主成分は、例えばスズ−銀、スズ−鉛、スズ−ビスマス、スズ−銅、スズ−銀−銅)、ニッケル、スズ、鉛等を含有しており、複数の金属を含有していてもよい。   The connection parts such as the wiring 15 and the bumps 32 are gold, silver, copper, and solder as main components (the main components are, for example, tin-silver, tin-lead, tin-bismuth, tin-copper, tin-silver-copper). Nickel, tin, lead, etc., and may contain a plurality of metals.

上記金属の中でも、接続部の電気伝導性・熱伝導性に優れたパッケージとする観点から、金、銀及び銅が好ましく、銀及び銅がより好ましい。コストが低減されたパッケージとする観点から、安価であることに基づき銀、銅及びはんだが好ましく、銅及びはんだがより好ましく、はんだが更に好ましい。室温において金属の表面に酸化膜が形成すると生産性が低下する場合やコストが増加する場合があるため、酸化膜の形成を抑制する観点から、金、銀、銅及びはんだが好ましく、金、銀、はんだがより好ましく、金、銀が更に好ましい。   Among the above metals, gold, silver and copper are preferable, and silver and copper are more preferable from the viewpoint of providing a package with excellent electrical conductivity and thermal conductivity of the connection portion. From the viewpoint of providing a package with reduced cost, silver, copper, and solder are preferable, copper and solder are more preferable, and solder is more preferable, based on being inexpensive. If an oxide film is formed on the surface of a metal at room temperature, the productivity may decrease or the cost may increase. From the viewpoint of suppressing the formation of the oxide film, gold, silver, copper and solder are preferable, and gold, silver Solder is more preferable, and gold and silver are more preferable.

上記配線15及びバンプ32の表面には、金、銀、銅、はんだ(主成分は、例えば、スズ−銀、スズ−鉛、スズ−ビスマス、スズ−銅)、スズ、ニッケル等を主な成分とする金属層が、例えばメッキにより形成されていてもよい。この金属層は単一の成分のみで構成されていても、複数の成分から構成されていてもよい。また、上記金属層は、単層又は複数の金属層が積層された構造をしていてもよい。   Gold, silver, copper, solder (main components are, for example, tin-silver, tin-lead, tin-bismuth, tin-copper), tin, nickel, etc. are the main components on the surface of the wiring 15 and the bump 32. The metal layer may be formed by plating, for example. This metal layer may be composed of only a single component or may be composed of a plurality of components. The metal layer may have a structure in which a single layer or a plurality of metal layers are stacked.

また、本実施形態の半導体装置は、半導体装置100〜400に示すような構造(パッケージ)が複数積層されていてもよい。この場合、半導体装置100〜400は、金、銀、銅、はんだ(主成分は、例えばスズ−銀、スズ−鉛、スズ−ビスマス、スズ−銅、スズ−銀−銅)、スズ、ニッケル等を含むバンプや配線で互いに電気的に接続されていてもよい。   Further, in the semiconductor device of this embodiment, a plurality of structures (packages) as shown in the semiconductor devices 100 to 400 may be stacked. In this case, the semiconductor devices 100 to 400 include gold, silver, copper, solder (main components are, for example, tin-silver, tin-lead, tin-bismuth, tin-copper, tin-silver-copper), tin, nickel, and the like. May be electrically connected to each other by a bump or wiring including

半導体装置を複数積層する手法としては、図3に示すように、例えばTSV(Through−Silicon Via)技術が挙げられる。図3は、本発明の半導体装置の他の一実施形態を示す模式断面図であり、TSV技術を用いた半導体装置である。図3に示す半導体装置500では、インターポーザ50上に形成された配線15が半導体チップ10の配線15と接続バンプ30を介して接続されることにより、半導体チップ10とインターポーザ50とはフリップチップ接続されている。半導体チップ10とインターポーザ50との間の空隙には接着剤組成物40が隙間なく充填されている。上記半導体チップ10におけるインターポーザ50と反対側の表面上には、配線15、接続バンプ30及び接着剤組成物40を介して半導体チップ10が繰り返し積層されている。半導体チップ10の表裏におけるパターン面の配線15は、半導体チップ10の内部を貫通する孔内に充填された貫通電極34により互いに接続されている。なお、貫通電極34の材質としては、銅、アルミニウム等を用いることができる。   As a method of stacking a plurality of semiconductor devices, as shown in FIG. 3, for example, a TSV (Through-Silicon Via) technique is cited. FIG. 3 is a schematic cross-sectional view showing another embodiment of the semiconductor device of the present invention, which is a semiconductor device using the TSV technology. In the semiconductor device 500 shown in FIG. 3, the wiring 15 formed on the interposer 50 is connected to the wiring 15 of the semiconductor chip 10 via the connection bumps 30, so that the semiconductor chip 10 and the interposer 50 are flip-chip connected. ing. The gap between the semiconductor chip 10 and the interposer 50 is filled with the adhesive composition 40 without a gap. On the surface of the semiconductor chip 10 opposite to the interposer 50, the semiconductor chip 10 is repeatedly stacked via the wiring 15, the connection bumps 30, and the adhesive composition 40. The wirings 15 on the pattern surface on the front and back sides of the semiconductor chip 10 are connected to each other by through electrodes 34 filled in holes that penetrate the inside of the semiconductor chip 10. In addition, as a material of the penetration electrode 34, copper, aluminum, etc. can be used.

このようなTSV技術により、通常は使用されない半導体チップの裏面からも信号を取得することが可能となる。さらには、半導体チップ10内に貫通電極34を垂直に通すため、対向する半導体チップ10間や半導体チップ10及びインターポーザ50間の距離を短くし、柔軟な接続が可能である。本実施形態の接着剤組成物は、このようなTSV技術において、対向する半導体チップ10間や、半導体チップ10及びインターポーザ50間の半導体封止用接着剤として適用することができる。   Such a TSV technique makes it possible to acquire signals from the back surface of a semiconductor chip that is not normally used. Furthermore, since the through electrode 34 passes vertically through the semiconductor chip 10, the distance between the semiconductor chips 10 facing each other and between the semiconductor chip 10 and the interposer 50 can be shortened and flexible connection is possible. The adhesive composition of the present embodiment can be applied as an adhesive for semiconductor sealing between the semiconductor chips 10 facing each other or between the semiconductor chip 10 and the interposer 50 in such TSV technology.

また、エリヤバンプチップ技術等の自由度の高いバンプ形成方法では、インターポーザを介さないでそのまま半導体チップをマザーボードに直接実装できる。本実施形態の接着剤組成物は、このような半導体チップをマザーボードに直接実装する場合にも適用することができる。なお、本実施形態の接着剤組成物は、2つの配線回路基板を積層する場合に、基板間の空隙を封止する際にも適用することができる。   In addition, in a bump forming method with a high degree of freedom such as an area bump chip technology, a semiconductor chip can be directly mounted on a mother board without using an interposer. The adhesive composition of this embodiment can also be applied when such a semiconductor chip is directly mounted on a mother board. In addition, the adhesive composition of this embodiment can be applied also when sealing the space | gap between board | substrates, when laminating | stacking two wiring circuit boards.

<半導体装置の製造方法>
本実施形態の半導体装置の製造方法について、図4を用いて以下説明する。図4は、本発明の半導体装置の製造方法の一実施形態を模式的に示す工程断面図である。
<Method for Manufacturing Semiconductor Device>
A method for manufacturing the semiconductor device of this embodiment will be described below with reference to FIGS. FIG. 4 is a process cross-sectional view schematically showing one embodiment of a method for manufacturing a semiconductor device of the present invention.

まず、図4(a)に示すように、配線15を有する基板20上に、接続バンプ30を形成する位置に開口を有するソルダーレジスト60を形成する。このソルダーレジスト60は必ずしも設ける必要はない。しかしながら、基板20上にソルダーレジストを設けることにより、配線15間のブリッジの発生を抑制し、接続信頼性・絶縁信頼性を向上させることができる。ソルダーレジスト60は、例えば、市販のパッケージ用ソルダーレジスト用インキを用いて形成することができる。市販のパッケージ用ソルダーレジスト用インキとしては、具体的には、SRシリーズ(日立化成工業株式会社製、商品名)及びPSR4000−AUSシリーズ(太陽インキ製造(株)製、商品名)が挙げられる。   First, as shown in FIG. 4A, a solder resist 60 having openings at positions where connection bumps 30 are formed is formed on a substrate 20 having wirings 15. The solder resist 60 is not necessarily provided. However, by providing a solder resist on the substrate 20, it is possible to suppress the occurrence of a bridge between the wirings 15 and improve the connection reliability and insulation reliability. The solder resist 60 can be formed using, for example, commercially available solder resist ink for packages. Specific examples of commercially available solder resist for package resist include SR series (trade name, manufactured by Hitachi Chemical Co., Ltd.) and PSR4000-AUS series (trade name, manufactured by Taiyo Ink Manufacturing Co., Ltd.).

次に、図4(a)に示すように、ソルダーレジスト60の開口に接続バンプ30を形成する。そして、図4(b)に示すように、接続バンプ30及びソルダーレジスト60が形成された基板20上に、フィルム状の接着剤組成物(以下、場合により「フィルム状接着剤」という。)40を貼付する。フィルム状接着剤40の貼付は、加熱プレス、ロールラミネート、真空ラミネート等によって行うことができる。フィルム状接着剤40の供給面積や厚みは、半導体チップ10及び基板20のサイズや、接続バンプ30の高さによって適宜設定される。   Next, as shown in FIG. 4A, connection bumps 30 are formed in the openings of the solder resist 60. Then, as shown in FIG. 4B, a film-like adhesive composition (hereinafter sometimes referred to as “film-like adhesive”) 40 is formed on the substrate 20 on which the connection bumps 30 and the solder resist 60 are formed. Affix. The film adhesive 40 can be attached by a hot press, roll lamination, vacuum lamination, or the like. The supply area and thickness of the film adhesive 40 are appropriately set according to the size of the semiconductor chip 10 and the substrate 20 and the height of the connection bump 30.

上記のとおりフィルム状接着剤40を基板20に貼り付けた後、半導体チップ10の配線15と接続バンプ30とをフリップチップボンダー等の接続装置を用いて、位置合わせする。続いて、半導体チップ10と基板20とを接続バンプ30の融点以上の温度で加熱しながら圧着し、図4(c)に示すように、半導体チップ10と基板20とを接続すると共に、フィルム状接着剤40によって半導体チップ10及び基板20間の空隙を封止充填する。以上により、半導体装置600が得られる。   After the film-like adhesive 40 is attached to the substrate 20 as described above, the wiring 15 and the connection bumps 30 of the semiconductor chip 10 are aligned using a connection device such as a flip chip bonder. Subsequently, the semiconductor chip 10 and the substrate 20 are pressure-bonded while being heated at a temperature equal to or higher than the melting point of the connection bump 30 to connect the semiconductor chip 10 and the substrate 20 as shown in FIG. The gap between the semiconductor chip 10 and the substrate 20 is sealed and filled with the adhesive 40. Thus, the semiconductor device 600 is obtained.

本実施形態の半導体装置の製造方法では、位置合わせをした後に仮固定し(半導体接着剤を介している状態)、リフロー炉で加熱処理することによって、接続バンプ30を溶融させて半導体チップ10と基板20とを接続してもよい。仮固定の段階では、金属接合を形成することが必ずしも必要ではないため、上記の加熱しながら圧着する方法に比べて低荷重、短時間、低温度による圧着でよく、生産性が向上すると共に接続部の劣化を抑制することができる。   In the manufacturing method of the semiconductor device according to the present embodiment, after the alignment, the semiconductor device is temporarily fixed (in a state where the semiconductor adhesive is interposed), and heat-treated in a reflow furnace, thereby melting the connection bumps 30 and the semiconductor chip 10. The substrate 20 may be connected. Since it is not always necessary to form a metal joint at the temporary fixing stage, it can be crimped with a low load, in a short time, and at a low temperature as compared with the above-mentioned method of crimping while heating. Deterioration of the part can be suppressed.

また、半導体チップ10と基板20とを接続した後、オーブン等で加熱処理を行って、更に接続信頼性・絶縁信頼性を高めてもよい。加熱温度は、フィルム状接着剤の硬化が進行する温度が好ましく、完全に硬化する温度がより好ましい。加熱温度、加熱時間は適宜設定される。   Further, after the semiconductor chip 10 and the substrate 20 are connected, heat treatment may be performed in an oven or the like to further improve connection reliability and insulation reliability. The heating temperature is preferably a temperature at which curing of the film adhesive proceeds, and more preferably a temperature at which the film adhesive is completely cured. The heating temperature and the heating time are appropriately set.

本実施形態の半導体装置の製造方法では、フィルム状接着剤40を半導体チップ10に貼付した後に基板20を接続してもよい。また、半導体チップ10及び基板20を配線15及び接続バンプ30により接続した後、半導体チップ10及び基板20間の空隙にペースト状の接着剤組成物を充填してもよい。   In the semiconductor device manufacturing method of the present embodiment, the substrate 20 may be connected after the film-like adhesive 40 has been applied to the semiconductor chip 10. Further, after the semiconductor chip 10 and the substrate 20 are connected by the wiring 15 and the connection bumps 30, the gap between the semiconductor chip 10 and the substrate 20 may be filled with a paste-like adhesive composition.

生産性が向上する観点から、複数の半導体チップ10が連結した半導体ウェハに接着剤組成物を供給した後、ダイシングして個片化することによって、半導体チップ10上に接着剤組成物が供給された構造体を得てもよい。また、接着剤組成物がペースト状の場合は、特に制限されるものではないが、スピンコート等の塗布方法により、半導体チップ10上の配線やバンプを埋め込み、厚みを均一化させればよい。この場合、樹脂の供給量が一定となるため生産性が向上すると共に、埋め込み不足によるボイドの発生及びダイシング性の低下を抑制することができる。一方、接着剤組成物がフィルム状の場合は、特に制限されるものではないが、加熱プレス、ロールラミネート及び真空ラミネート等の貼付方式により半導体チップ10上の配線やバンプを埋め込むようにフィルム状の樹脂組成物を供給すればよい。この場合、樹脂の供給量が一定となるため生産性が向上し、埋め込み不足によるボイドの発生及びダイシング性の低下を抑制することができる。   From the viewpoint of improving productivity, the adhesive composition is supplied onto the semiconductor chip 10 by supplying the adhesive composition to a semiconductor wafer connected with a plurality of semiconductor chips 10 and then dicing into individual pieces. The obtained structure may be obtained. Further, when the adhesive composition is in a paste form, it is not particularly limited, but it is sufficient to embed wirings and bumps on the semiconductor chip 10 and make the thickness uniform by a coating method such as spin coating. In this case, since the supply amount of the resin becomes constant, productivity is improved and generation of voids due to insufficient embedding and a decrease in dicing property can be suppressed. On the other hand, when the adhesive composition is in the form of a film, it is not particularly limited. However, the adhesive composition is in a film form so as to embed wirings and bumps on the semiconductor chip 10 by a sticking method such as heating press, roll lamination, and vacuum lamination. What is necessary is just to supply a resin composition. In this case, since the supply amount of the resin is constant, productivity is improved, and generation of voids due to insufficient embedding and a decrease in dicing property can be suppressed.

接続荷重は、接続バンプ30の数や高さのばらつき、加圧による接続バンプ30、又は接続部のバンプを受ける配線の変形量を考慮して設定される。接続温度は、接続部の温度が接続バンプ30の融点以上であることが好ましいが、それぞれの接続部(バンプや配線)の金属接合が形成される温度であればよい。接続バンプ30がはんだバンプである場合は、約240℃以上が好ましい。   The connection load is set in consideration of variations in the number and height of the connection bumps 30, the amount of deformation of the wiring that receives the connection bumps 30 or the bumps of the connection portions due to pressure. The connection temperature is preferably such that the temperature of the connection portion is equal to or higher than the melting point of the connection bump 30, but may be any temperature at which metal connection of each connection portion (bump or wiring) is formed. When the connection bump 30 is a solder bump, about 240 ° C. or higher is preferable.

接続時の接続時間は、接続部の構成金属により異なるが、生産性が向上する観点から短時間であるほど好ましい。接続バンプ30がはんだバンプである場合、接続時間は20秒以下が好ましく、10秒以下がより好ましく、5秒以下が更に好ましい。銅−銅又は銅−金の金属接続の場合は、接続時間は60秒以下が好ましい。   The connection time at the time of connection varies depending on the constituent metal of the connection part, but a shorter time is preferable from the viewpoint of improving productivity. When the connection bump 30 is a solder bump, the connection time is preferably 20 seconds or less, more preferably 10 seconds or less, and even more preferably 5 seconds or less. In the case of copper-copper or copper-gold metal connection, the connection time is preferably 60 seconds or less.

上述した様々なパッケージ構造のフリップチップ接続部においても、本発明の接着剤組成物は、優れた耐リフロー性、接続信頼性及び絶縁信頼性を示す。   The adhesive composition of the present invention also exhibits excellent reflow resistance, connection reliability, and insulation reliability in flip chip connection portions having various package structures described above.

以下、実施例、比較例を用いて本発明を説明するが、本発明は以下の実施例によって制限されるものではない。   EXAMPLES Hereinafter, although this invention is demonstrated using an Example and a comparative example, this invention is not restrict | limited by the following examples.

(ポリイミド合成)
温度計、攪拌機及び塩化カルシウム管を備えた300mLフラスコに、1,12−ジアミノドデカン2.10g(0.035モル)、ポリエーテルジアミン(BASF製、商品名「ED2000」、分子量:1923)17.31g(0.03モル)、1,3−ビス(3−アミノプロピル)テトラメチルジシロキサン(信越化学製、商品名「LP−7100」)2.61g(0.035モル)及びN−メチル−2−ピロリドン(関東化学製、以下「NMP」という)150gを仕込み攪拌した。上記ジアミンの溶解後、フラスコを氷浴中で冷却しながら、無水酢酸で再結晶精製した4,4’−(4,4’−イソプロピリデンジフェノキシ)ビス(フタル酸二無水物)(ALDRICH製、商品名「BPADA」)15.62g(0.10モル)を少量ずつ添加した。室温で8時間反応させたのち、キシレン100gを加え、窒素ガスを吹き込みながら180℃で加熱し、水と共にキシレンを共沸除去し、ポリイミド樹脂を得た。得られたポリイミド樹脂から溶媒(NMP)を除去し、メチルエチルケトン(MEK)に固形分50質量%となるように溶解したものを「ポリイミドA」とした。ポリイミドAのTgは30℃、重量平均分子量は50000、SP値(溶解度パラメーター)は10.2であった。
(Polyimide synthesis)
In a 300 mL flask equipped with a thermometer, a stirrer, and a calcium chloride tube, 2.12 g (0.035 mol) of 1,12-diaminododecane, polyether diamine (trade name “ED2000”, molecular weight: 1923) manufactured by BASF) 31 g (0.03 mol), 1,3-bis (3-aminopropyl) tetramethyldisiloxane (manufactured by Shin-Etsu Chemical Co., Ltd., trade name “LP-7100”) 2.61 g (0.035 mol) and N-methyl- 150 g of 2-pyrrolidone (manufactured by Kanto Chemical Co., hereinafter referred to as “NMP”) was charged and stirred. After dissolution of the diamine, 4,4 ′-(4,4′-isopropylidenediphenoxy) bis (phthalic dianhydride) (made by ALDRICH) was recrystallized and purified with acetic anhydride while cooling the flask in an ice bath. , Trade name “BPADA”) 15.62 g (0.10 mol) was added in small portions. After reacting at room temperature for 8 hours, 100 g of xylene was added and heated at 180 ° C. while blowing nitrogen gas to azeotropically remove xylene together with water to obtain a polyimide resin. A solvent (NMP) was removed from the obtained polyimide resin, and a solution obtained by dissolving in methyl ethyl ketone (MEK) so as to have a solid content of 50% by mass was designated as “polyimide A”. Polyimide A had a Tg of 30 ° C., a weight average molecular weight of 50,000, and an SP value (solubility parameter) of 10.2.

各実施例及び比較例で使用した化合物は以下の通りである。
(a)エポキシ樹脂
・トリフェノールメタン骨格含有多官能固形エポキシ(ジャパンエポキシレジン株式会社製、商品名「EP1032H60」、以下「EP1032」という。)
・ビスフェノールF型液状エポキシ(ジャパンエポキシレジン株式会社製、商品名「YL983U」、以下「YL983」という。)
・柔軟性エポキシ(ジャパンエポキシレジン株式会社製、商品名「YL7175」、以下「YL7175」という。)
(b)硬化剤
・2−フェニル−4,5−ジヒドロキシメチルイミダゾール(四国化成株式会社製、商品名「2PHZ−PW」、以下「2PHZ」いう。)
・2,4−ジアミノ−6−[2’−メチルイミダゾリル−(1’)]−エチル−s−トリアジンイソシアヌル酸付加体(四国化成株式会社製、商品名「2MAOK−PW」、以下「2MAOK」という。)
(c)アクリル系表面処理フィラー又は上記一般式(1)で表される基を有するフィラー
・メタクリル表面処理シリカフィラー(株式会社アドマテックス製、商品名「SE2050−SMJ」、平均粒径0.5μm、以下「SMシリカ」という。)
・メタクリル表面処理ナノシリカフィラー(株式会社アドマテックス製、商品名「YA050C−SM」、以下「SMナノシリカ」という。)
(c’)その他のフィラー
・未処理のシリカフィラー(株式会社アドマテックス製、商品名「SE2050」、平均粒径0.5μm、以下、「未処理シリカ」という。)
・アミノシラン処理シリカフィラー(株式会社アドマテックス製、商品名「SE2050−SXJ」、平均粒径0.5μm、以下「SXシリカ」という。)
・エポキシシラン処理シリカフィラー(株式会社アドマテックス製、商品名「SE2050−SEJ」、平均粒径0.5μm、以下「SEシリカ」という。)
・フェニルシラン処理シリカフィラー(株式会社アドマテックス製、商品名「SE2050−SPJ」、平均粒径0.5μm、以下「SPシリカ」という。)
・フェニル表面処理ナノシリカフィラー(株式会社アドマテックス製、商品名「YA050C−SP」、平均粒径50nm、以下「SPナノシリカ」という。)
・有機フィラー(1)(三菱レイヨン製、商品名「W5500」、以下「W5500」という。)
・有機フィラー(2)(ロームアンドハースジャパン(株)社製、商品名「EXL−2655」、コアシェルタイプ有機微粒子、以下「EXL2655」という。)
(d)分子量10000以上の高分子成分
・フェノキシ樹脂(東都化成株式会社製、商品名「ZX1356」、Tg:約71℃、Mw:約63000、以下「ZX1356」という。)
・上述の通り合成したポリイミドA
(e)フラックス活性剤(フラックス剤)
・ジフェノール酸(東京化成株式会社製)
・アジピン酸(和光純薬工業株式会社製)
The compounds used in each example and comparative example are as follows.
(A) Epoxy resin / polyfunctional solid epoxy containing triphenolmethane skeleton (manufactured by Japan Epoxy Resin Co., Ltd., trade name “EP1032H60”, hereinafter referred to as “EP1032”)
-Bisphenol F type liquid epoxy (manufactured by Japan Epoxy Resin Co., Ltd., trade name “YL983U”, hereinafter referred to as “YL983”)
Flexible epoxy (made by Japan Epoxy Resin Co., Ltd., trade name “YL7175”, hereinafter referred to as “YL7175”)
(B) Curing agent 2-phenyl-4,5-dihydroxymethylimidazole (manufactured by Shikoku Kasei Co., Ltd., trade name “2PHZ-PW”, hereinafter referred to as “2PHZ”)
2,4-diamino-6- [2′-methylimidazolyl- (1 ′)]-ethyl-s-triazine isocyanuric acid adduct (manufactured by Shikoku Kasei Co., Ltd., trade name “2MAOK-PW”, hereinafter “2MAOK”) Called.)
(C) Acrylic surface-treated filler or filler / methacrylic surface-treated silica filler having a group represented by the above general formula (1) (manufactured by Admatechs, trade name “SE2050-SMJ”, average particle size 0.5 μm) Hereafter referred to as “SM silica”)
-Methacrylic surface-treated nanosilica filler (manufactured by Admatechs Co., Ltd., trade name "YA050C-SM", hereinafter referred to as "SM nanosilica")
(C ′) Other fillers / untreated silica filler (manufactured by Admatechs, trade name “SE2050”, average particle size 0.5 μm, hereinafter referred to as “untreated silica”)
Aminosilane-treated silica filler (manufactured by Admatechs Co., Ltd., trade name “SE2050-SXJ”, average particle size 0.5 μm, hereinafter referred to as “SX silica”)
Epoxy silane-treated silica filler (manufactured by Admatechs Co., Ltd., trade name “SE2050-SEJ”, average particle size 0.5 μm, hereinafter referred to as “SE silica”)
Phenylsilane-treated silica filler (manufactured by Admatechs Co., Ltd., trade name “SE2050-SPJ”, average particle size 0.5 μm, hereinafter referred to as “SP silica”)
Phenyl surface-treated nano silica filler (manufactured by Admatechs Co., Ltd., trade name “YA050C-SP”, average particle size 50 nm, hereinafter referred to as “SP nano silica”)
Organic filler (1) (Made by Mitsubishi Rayon, trade name “W5500”, hereinafter referred to as “W5500”)
Organic filler (2) (Rohm and Haas Japan Co., Ltd., trade name “EXL-2655”, core-shell type organic fine particles, hereinafter referred to as “EXL2655”)
(D) Polymer component / phenoxy resin having a molecular weight of 10,000 or more (trade name “ZX1356” manufactured by Tohto Kasei Co., Ltd., Tg: about 71 ° C., Mw: about 63000, hereinafter referred to as “ZX1356”)
・ Polyimide A synthesized as described above
(E) Flux activator (flux agent)
・ Diphenolic acid (manufactured by Tokyo Chemical Industry Co., Ltd.)
・ Adipic acid (Wako Pure Chemical Industries, Ltd.)

<半導体封止用フィルム状接着剤の作製>
(実施例1)
エポキシ樹脂(EP1032)100質量部、硬化剤(2PHZ)7.5質量部、フィラー(SMシリカ)175質量部、フラックス活性剤(ジフェノール酸)25質量部並びにMEK溶媒を固形分が60質量%になるように仕込み、直径0.8mmのビーズ及び直径2.0mmのビーズを固形分と同量加え、ビーズミル(フリッチュ・ジャパン株式会社、遊星型微粉砕機「P−7」)で30分間撹拌した。次いで、ポリイミドAを100質量部(固形分換算)加え、再度ビーズミルで30分間撹拌した後、撹拌に用いたビーズをろ過によって除去し、樹脂ワニスを得た。
<Preparation of film adhesive for semiconductor encapsulation>
Example 1
100 parts by weight of epoxy resin (EP1032), 7.5 parts by weight of curing agent (2PHZ), 175 parts by weight of filler (SM silica), 25 parts by weight of flux activator (diphenolic acid), and MEK solvent with a solid content of 60% by weight The same amount of beads with a diameter of 0.8 mm and beads with a diameter of 2.0 mm was added to the solid content, and stirred for 30 minutes with a bead mill (Fritch Japan Co., Ltd., planetary pulverizer “P-7”). did. Next, 100 parts by mass (in terms of solid content) of polyimide A was added, and the mixture was again stirred for 30 minutes with a bead mill, and then the beads used for stirring were removed by filtration to obtain a resin varnish.

得られた樹脂ワニスを、基材フィルム(帝人デュポンフィルム株式会社製、商品名「ピューレックスA53」)に、小型精密塗工装置(廉井精機製)で塗工し、クリーンオーブン(エスペック株式会社製)中、70℃で10分間乾燥して、フィルム状接着剤を作製した。   The resulting resin varnish was applied to a base film (trade name “Purex A53” manufactured by Teijin DuPont Films Ltd.) with a small precision coating device (manufactured by Yanai Seiki Co., Ltd.) Manufactured) and dried at 70 ° C. for 10 minutes to produce a film adhesive.

(実施例2〜3及び比較例1〜6)
使用した原材料の組成を下記の表1の通りに変更したことを除いては、実施例1と同様にして、実施例2〜3及び比較例1〜6のフィルム状接着剤を作製した。
(Examples 2-3 and Comparative Examples 1-6)
Except having changed the composition of the used raw material as the following Table 1, it carried out similarly to Example 1, and produced the film adhesive of Examples 2-3 and Comparative Examples 1-6.

以下に、実施例及び比較例で得られたフィルム状接着剤の評価方法を示す。   Below, the evaluation method of the film adhesive obtained in the Example and the comparative example is shown.

<260℃における弾性率の測定>
フィルム状接着剤を所定のサイズ(縦37mm×横4mm×厚さ0.13mm)に切り抜き、クリーンオーブン(エスペック株式会社製)中、180℃で3時間保持して硬化した。硬化後、粘弾性測定装置(Rheometrics製、商品名「RASII」)を用いて、耐リフロー性の評価時のリフロー炉の到達温度である260℃における弾性率を測定した。測定は、温度範囲−30〜270℃、昇温速度5℃/分、測定波長10Hzで行った。
<Measurement of elastic modulus at 260 ° C.>
The film adhesive was cut into a predetermined size (length 37 mm × width 4 mm × thickness 0.13 mm), and cured in a clean oven (manufactured by ESPEC Corporation) at 180 ° C. for 3 hours. After curing, the elastic modulus at 260 ° C., which is the ultimate temperature of the reflow furnace at the time of evaluation of the reflow resistance, was measured using a viscoelasticity measuring device (trade name “RASII” manufactured by Rheometrics). The measurement was performed at a temperature range of −30 to 270 ° C., a temperature increase rate of 5 ° C./min, and a measurement wavelength of 10 Hz.

<吸湿後の260℃における接着力の測定>
フィルム状接着剤を所定のサイズ(縦5mm×横5mm×厚さ0.025mm)に切り抜き、シリコンチップ(縦5mm×横5mm×厚さ0.725mm、酸化膜コーティング)に60℃で貼付け、熱圧着試験機(日立化成テクノプラント株式会社製)を用いてソルダーレジスト(太陽インキ製、商品名「AUS308」)がコーティングされたガラスエポキシ基板(厚さ0.02mm)に圧着した(圧着条件:フィルム状接着剤の到達温度180℃/10秒間/0.5MPa。次いでフィルム状接着剤の到達温度245℃/10秒間/0.5MPa)。次に、クリーンオーブン(エスペック株式会社製)中でアフターキュアした(180℃/3時間)。その後、85℃、相対湿度60%の恒温恒湿器(エスペック株式会社製、商品名「PR−2KP」)に48時間放置し、取り出し後、260℃のホットプレート上で接着力測定装置(DAGE社製、万能型ボンドテスタDAGE4000型)を使い、基板からのツール高さ0.05mm、ツール速度0.05mm/秒の条件で測定した。
<Measurement of adhesive strength at 260 ° C. after moisture absorption>
A film adhesive is cut out to a predetermined size (length 5 mm x width 5 mm x thickness 0.025 mm) and attached to a silicon chip (length 5 mm x width 5 mm x thickness 0.725 mm, oxide film coating) at 60 ° C. Using a crimping tester (manufactured by Hitachi Chemical Technoplant Co., Ltd.), it was crimped to a glass epoxy substrate (thickness 0.02 mm) coated with a solder resist (made by Taiyo Ink, trade name “AUS308”) (crimping condition: film The ultimate temperature of the film adhesive is 180 ° C./10 seconds / 0.5 MPa, and the ultimate temperature of the film adhesive is 245 ° C./10 seconds / 0.5 MPa. Next, after-curing was performed in a clean oven (manufactured by ESPEC Corporation) (180 ° C./3 hours). After that, it is left for 48 hours in a constant temperature and humidity chamber (trade name “PR-2KP” manufactured by ESPEC CORP.) Having a relative humidity of 85 ° C. and a relative humidity of 60%, and after taking out, the adhesive force measuring device (DAGE) on a 260 ° C. hot plate. Using a universal bond tester, DAGE 4000, manufactured by the company, measurement was performed under the conditions of a tool height of 0.05 mm from the substrate and a tool speed of 0.05 mm / sec.

<初期接続性の評価>
作製したフィルム状接着剤を所定のサイズ(縦8mm×横8mm×厚さ0.025mm)に切り抜いて、ガラスエポキシ基板(ガラスエポキシ基材:420μm厚、銅配線:9μm厚、80μmピッチ)上に貼付し、はんだバンプ付き半導体チップ(チップサイズ:縦7mm×横7mm×高さ0.15mm、バンプ:銅ピラー及びはんだ、80μmピッチ、)をフリップチップ実装装置「FCB3」(パナソニック製、商品名)で実装した(実装条件:フィルム状接着剤の到達温度180℃、10秒間、0.5MPa。次いで、フィルム状接着剤の到達温度245℃、10秒間、0.5MPa)。これにより、図4と同様に上記ガラスエポキシ基板と、はんだバンプ付き半導体チップとがデイジーチェーン接続された半導体装置を得た。
<Evaluation of initial connectivity>
The produced film adhesive is cut out to a predetermined size (length 8 mm × width 8 mm × thickness 0.025 mm) and placed on a glass epoxy substrate (glass epoxy substrate: 420 μm thickness, copper wiring: 9 μm thickness, 80 μm pitch). Affixed semiconductor chip with solder bumps (chip size: length 7mm x width 7mm x height 0.15mm, bump: copper pillar and solder, 80μm pitch) flip chip mounting device "FCB3" (product name, manufactured by Panasonic) (Mounting conditions: reaching temperature of film adhesive 180 ° C., 10 seconds, 0.5 MPa. Next, reaching temperature of film adhesive 245 ° C., 10 seconds, 0.5 MPa). As a result, a semiconductor device in which the glass epoxy substrate and the semiconductor chip with solder bumps were daisy chain connected as in FIG. 4 was obtained.

得られた半導体装置の接続抵抗値をマルチメータ(ADVANTEST製、商品名「R6871E」)を用いて測定することにより、実装後の初期導通の可否を評価した。接続抵抗値が11〜14Ωの場合を接続性良好「A」とし、それ以外の接続抵抗値の場合又は接続不良(Open)が生じて抵抗値が表示されなかった場合を「B」として評価した。   By measuring the connection resistance value of the obtained semiconductor device using a multimeter (trade name “R6871E” manufactured by ADVANTEST), the possibility of initial conduction after mounting was evaluated. The case where the connection resistance value was 11 to 14Ω was evaluated as “A”, and the connection resistance value other than that or the case where the connection value (Open) occurred and the resistance value was not displayed was evaluated as “B”. .

<耐リフロー性の評価>
上述の半導体装置を封止材(日立化成工業株式会社製、商品名「CEL9700HF10K」)を用いて、180℃、6.75MPa、90秒間の条件で所定の形状にモールドし、クリーンオーブン(エスペック株式会社製)中、175℃で5時間硬化させてパッケージを得た。次に、このパッケージをJEDEC level 2条件で高温吸湿後、IRリフロー炉(FURUKAWA ELECTRIC製、商品名「SALAMANDER」)にパッケージを通過させた。リフロー後のパッケージの接続性を、後述の初期接続性の評価と同様の方法で評価し、耐リフロー性の評価とした。剥離がなく、接続良好な場合を「A」、剥離や接続不良が生じて抵抗値が表示されなかった場合を「B」とした。
<Evaluation of reflow resistance>
The above-described semiconductor device is molded into a predetermined shape using a sealing material (trade name “CEL9700HF10K” manufactured by Hitachi Chemical Co., Ltd.) under the conditions of 180 ° C., 6.75 MPa, and 90 seconds. The product was cured at 175 ° C. for 5 hours to obtain a package. Next, the package was passed through an IR reflow oven (manufactured by FURUKAWA ELECTRIC, trade name “SALAMANDER”) after high-temperature moisture absorption under JEDEC level 2 conditions. The connectivity of the package after the reflow was evaluated by the same method as the evaluation of the initial connectivity described later, and the reflow resistance was evaluated. The case where there was no separation and the connection was good was designated as “A”, and the case where the separation or connection failure occurred and the resistance value was not displayed was designated as “B”.

<接続信頼性の評価(耐TCT評価)>
上述の半導体装置を封止材(日立化成工業株式会社製、商品名「CEL9700HF10K」)を用いて、180℃、6.75MPa、90秒間の条件で所定の形状にモールドし、クリーンオーブン(エスペック株式会社製)中、175℃で5時間硬化させてパッケージを得た。次に、このパッケージを冷熱サイクル試験機(ETAC製、THERMAL SHOCK CHAMBER NT1200)内に放置し、1mAの電流を流し、25℃2分間/−55℃15分間/25℃2分間/125℃で15分間/25℃2分間を1サイクルとして接続抵抗を測定し、1000サイクル繰り返した後の接続抵抗の変化を評価した。初期の抵抗値波形と比べて1000サイクル後も大きな変化がなかった場合を「A」、1Ω以上の差が生じた場合を「B」とした。
<Evaluation of connection reliability (TCT resistance evaluation)>
The above-described semiconductor device is molded into a predetermined shape using a sealing material (trade name “CEL9700HF10K” manufactured by Hitachi Chemical Co., Ltd.) under the conditions of 180 ° C., 6.75 MPa, and 90 seconds. The product was cured at 175 ° C. for 5 hours to obtain a package. Next, this package is left in a thermal cycle tester (manufactured by ETAC, THERMAL SHOCK CHAMBER NT1200), a current of 1 mA is applied, and 25 ° C. 2 minutes / −55 ° C. 15 minutes / 25 ° C. 2 minutes / 125 ° C. 15 The connection resistance was measured by setting one minute at 25 ° C. for 2 minutes, and the change in the connection resistance after 1000 cycles was evaluated. The case where there was no significant change after 1000 cycles compared to the initial resistance value waveform was designated as “A”, and the case where a difference of 1Ω or more occurred was designated as “B”.

<絶縁信頼性の評価(耐HAST評価)>
作製したフィルム状接着剤を所定のサイズ(縦10mm×横5mm×厚さ25μm)に切り抜き、ポリイミド基板上に配線銅配線を形成した、くし型電極基板(配線ピッチ:0.05mm)に貼付け、図5に示すように、くし型電極90が形成された基板20上にフィルム状接着剤40が積層されたサンプルを作製した。なお、図5では、便宜上フィルム状接着剤の図示を省略した。続いて、サンプルをクリーンオーブン(エスペック株式会社製)中、185℃で3時間保持して硬化した。硬化後、各サンプルを取り出し、加速寿命試験装置(HIRAYAMA社製、商品名「PL−422R8」、条件:130℃/相対湿度85%/200時間/5V印加)に設置し、絶縁抵抗を測定した。200時間を通して、絶縁抵抗が10Ω以上である場合を「A」、10Ω未満である場合を「B」として評価した。
<Evaluation of insulation reliability (HAST resistance evaluation)>
The produced film adhesive was cut out to a predetermined size (length 10 mm × width 5 mm × thickness 25 μm) and attached to a comb-type electrode substrate (wiring pitch: 0.05 mm) in which wiring copper wiring was formed on a polyimide substrate, As shown in FIG. 5, a sample in which the film adhesive 40 was laminated on the substrate 20 on which the comb-shaped electrode 90 was formed was produced. In FIG. 5, the film adhesive is not shown for convenience. Subsequently, the sample was cured by being held at 185 ° C. for 3 hours in a clean oven (manufactured by ESPEC Corporation). After curing, each sample was taken out and placed in an accelerated life test apparatus (trade name “PL-422R8” manufactured by HIRAYAMA, condition: 130 ° C./85% relative humidity / 200 hours / 5 V applied), and the insulation resistance was measured. . Throughout 200 hours, the case where the insulation resistance was 10 8 Ω or more was evaluated as “A”, and the case where it was less than 10 8 Ω was evaluated as “B”.

各実施例及び比較例の接着剤組成物の原材料の組成(単位:質量部)を表1に、各試験の結果を表2に示す。   Table 1 shows the composition (unit: parts by mass) of the raw materials of the adhesive compositions of each Example and Comparative Example, and Table 2 shows the results of each test.

アクリル系表面処理フィラーを用いた実施例1〜3は、吸湿後の260℃における接着力が高く、耐リフロー性、耐TCT性及び耐HAST性のいずれの特性も優れていることが確認された。   It was confirmed that Examples 1 to 3 using the acrylic surface treatment filler had high adhesive strength at 260 ° C. after moisture absorption, and were excellent in all the characteristics of reflow resistance, TCT resistance and HAST resistance. .

10…半導体チップ、15…配線(接続部)、20…基板(配線回路基板)、30…接続バンプ、32…バンプ(接続部)、34…貫通電極、40…接着剤組成物(フィルム状接着剤)、50…インターポーザ、60…ソルダーレジスト、90…くし型電極、100,200,300,400,500,600…半導体装置。   DESCRIPTION OF SYMBOLS 10 ... Semiconductor chip, 15 ... Wiring (connection part), 20 ... Board | substrate (wiring circuit board), 30 ... Connection bump, 32 ... Bump (connection part), 34 ... Through-electrode, 40 ... Adhesive composition (film adhesive) Agent), 50 ... interposer, 60 ... solder resist, 90 ... comb electrode, 100, 200, 300, 400, 500, 600 ... semiconductor device.

Claims (10)

半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置において前記接続部を封止する接着剤組成物であって、
エポキシ樹脂と、硬化剤と、下記一般式(1)で表される基を有する化合物で表面処理されたアクリル系表面処理フィラーと、を含有する接着剤組成物。
[式(1)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、Rは炭素数1〜30のアルキレン基を示す。]
In a semiconductor device in which respective connection portions of a semiconductor chip and a printed circuit board are electrically connected to each other, or in a semiconductor device in which respective connection portions of a plurality of semiconductor chips are electrically connected to each other, the connection portions are sealed. An adhesive composition comprising:
An adhesive composition containing an epoxy resin, a curing agent, and an acrylic surface-treated filler surface-treated with a compound having a group represented by the following general formula (1).
[In Formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms. ]
前記化合物が、下記一般式(2)で表される化合物である、請求項1に記載の接着剤組成物。
[式(2)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、Rは炭素数1〜30のアルキレン基を示し、Rは炭素数1〜30のアルキル基を示す。]
The adhesive composition according to claim 1, wherein the compound is a compound represented by the following general formula (2).
[In formula (2), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, R 2 represents an alkylene group having 1 to 30 carbon atoms, and R 3 represents an alkyl group having 1 to 30 carbon atoms. Show. ]
半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置において前記接続部を封止する接着剤組成物であって、
エポキシ樹脂と、硬化剤と、下記一般式(1)で表される基を有するフィラーと、を含有する接着剤組成物。
[式(1)中、Rは水素原子又は炭素数1若しくは2のアルキル基を示し、Rは炭素数1〜30のアルキレン基を示す。]
In a semiconductor device in which respective connection portions of a semiconductor chip and a printed circuit board are electrically connected to each other, or in a semiconductor device in which respective connection portions of a plurality of semiconductor chips are electrically connected to each other, the connection portions are sealed. An adhesive composition comprising:
An adhesive composition containing an epoxy resin, a curing agent, and a filler having a group represented by the following general formula (1).
[In Formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms. ]
重量平均分子量が10000以上の高分子成分を更に含有する、請求項1〜3のいずれか一項に記載の接着剤組成物。   The adhesive composition according to any one of claims 1 to 3, further comprising a polymer component having a weight average molecular weight of 10,000 or more. 前記高分子成分の重量平均分子量が30000以上であり、ガラス転移温度が100℃以下である、請求項4に記載の接着剤組成物。   The adhesive composition according to claim 4, wherein the polymer component has a weight average molecular weight of 30000 or more and a glass transition temperature of 100 ° C. or less. フラックス活性剤を更に含有する、請求項1〜5のいずれか一項に記載の接着剤組成物。   The adhesive composition according to any one of claims 1 to 5, further comprising a flux activator. 形状がフィルム状である、請求項1〜6のいずれか一項に記載の接着剤組成物。   The adhesive composition according to any one of claims 1 to 6, wherein the shape is a film shape. 半導体チップ及び配線回路基板のそれぞれの接続部が互いに電気的に接続された半導体装置、又は、複数の半導体チップのそれぞれの接続部が互いに電気的に接続された半導体装置の製造方法であって、
前記接続部を、請求項1〜7のいずれか一項に記載の接着剤組成物を用いて封止する工程を備える、半導体装置の製造方法。
A semiconductor device in which respective connection portions of a semiconductor chip and a printed circuit board are electrically connected to each other, or a manufacturing method of a semiconductor device in which respective connection portions of a plurality of semiconductor chips are electrically connected to each other,
The manufacturing method of a semiconductor device provided with the process of sealing the said connection part using the adhesive composition as described in any one of Claims 1-7.
前記接続部が主成分として金、銀、銅、ニッケル、スズ及び鉛からなる群より選ばれる少なくとも一種の金属を含有する、請求項8記載の製造方法。   The manufacturing method according to claim 8, wherein the connection part contains at least one metal selected from the group consisting of gold, silver, copper, nickel, tin, and lead as a main component. 請求項8又は9に記載の製造方法によって得られる、半導体装置。   A semiconductor device obtained by the manufacturing method according to claim 8.
JP2012512163A 2010-09-30 2011-09-29 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device Active JP5373192B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012512163A JP5373192B2 (en) 2010-09-30 2011-09-29 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2010221377 2010-09-30
JP2010221377 2010-09-30
JP2012512163A JP5373192B2 (en) 2010-09-30 2011-09-29 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device
PCT/JP2011/072462 WO2012043764A1 (en) 2010-09-30 2011-09-29 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2012065966A Division JP2012149266A (en) 2010-09-30 2012-03-22 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Publications (2)

Publication Number Publication Date
JP5373192B2 JP5373192B2 (en) 2013-12-18
JPWO2012043764A1 true JPWO2012043764A1 (en) 2014-02-24

Family

ID=45893201

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2012512163A Active JP5373192B2 (en) 2010-09-30 2011-09-29 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device
JP2012065966A Pending JP2012149266A (en) 2010-09-30 2012-03-22 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2012065966A Pending JP2012149266A (en) 2010-09-30 2012-03-22 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Country Status (5)

Country Link
JP (2) JP5373192B2 (en)
KR (2) KR101728203B1 (en)
CN (2) CN103642441B (en)
TW (2) TW201414795A (en)
WO (1) WO2012043764A1 (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101728203B1 (en) * 2010-09-30 2017-04-18 히타치가세이가부시끼가이샤 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device
JP2013221121A (en) * 2012-04-18 2013-10-28 Mitsubishi Chemicals Corp Coating solution of interlayer filler composition for three-dimensional multi-layer semiconductor device
JP2013221122A (en) * 2012-04-18 2013-10-28 Mitsubishi Chemicals Corp Interlayer filler composition for three-dimensional multi-layer semiconductor device and coating solution thereof
SG11201406941TA (en) * 2012-04-26 2014-11-27 Furukawa Electric Co Ltd Film adhesive composition, method for producing the same, film adhesive, semiconductor package using the film adhesive, and method for manufacturing the semiconductor package
JP6065495B2 (en) * 2012-09-25 2017-01-25 東レ株式会社 Electronic components and power semiconductor devices
TWI554530B (en) * 2012-10-08 2016-10-21 國立臺灣大學 Polymer, gel electrolyte made of the polymer and the preparing method thereof
US9738763B2 (en) 2013-06-13 2017-08-22 Toray Industries, Inc. Resin composition, resin sheet, and production method for semiconductor device
JP6368990B2 (en) * 2013-06-26 2018-08-08 日本ゼオン株式会社 Particle mixture of optical adhesive composition, optical adhesive composition, and method for producing optical adhesive layer
JP2015030745A (en) * 2013-07-31 2015-02-16 住友ベークライト株式会社 Resin composition, semiconductor device, multilayer circuit board, and electronic component
JP2015129247A (en) * 2014-01-09 2015-07-16 住友ベークライト株式会社 Resin composition, adhesive film, adhesive sheet, dicing tape integrated adhesive sheet, back grind tape integrated adhesive sheet, dicing tape and back grind tape integrated adhesive sheet, and electronic device
WO2015193684A1 (en) * 2014-06-19 2015-12-23 Alpha Metals, Inc. Engineered residue solder paste technology
JP6555277B2 (en) * 2014-12-05 2019-08-07 日立化成株式会社 Adhesive for semiconductor, semiconductor device and manufacturing method thereof
CN105081614B (en) * 2015-09-07 2017-08-04 东莞市富默克化工有限公司 A kind of pre- preserved material of OSP
SG11201809734RA (en) * 2016-05-09 2018-12-28 Hitachi Chemical Co Ltd Method for manufacturing semiconductor device
KR102538175B1 (en) 2016-06-20 2023-06-01 삼성전자주식회사 Semiconductor package
JP2017038081A (en) * 2016-10-27 2017-02-16 住友ベークライト株式会社 Semiconductor device
WO2018105125A1 (en) * 2016-12-09 2018-06-14 日立化成株式会社 Composition, adhesive, sintered body, joined body, and method for producing joined body
KR102290957B1 (en) * 2017-03-31 2021-08-20 주식회사 엘지에너지솔루션 Binder composition for secondary battery, and electrode for secondary battery and lithium secondary battery comprising the same
KR102491834B1 (en) * 2017-06-21 2023-01-25 쇼와덴코머티리얼즈가부시끼가이샤 Adhesive for semiconductor, manufacturing method of semiconductor device, and semiconductor device
CN111372994B (en) * 2017-11-27 2023-03-14 纳美仕有限公司 Film-like semiconductor sealing material
KR102629861B1 (en) * 2018-10-02 2024-01-29 가부시끼가이샤 레조낙 Adhesive for semiconductors, manufacturing method of semiconductor devices, and semiconductor devices
WO2022120715A1 (en) * 2020-12-10 2022-06-16 深圳先进技术研究院 Insulating adhesive film material, preparation method therefor and application thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4197141B2 (en) * 2003-08-22 2008-12-17 電気化学工業株式会社 Spherical alumina powder and use thereof
JP2005325210A (en) * 2004-05-13 2005-11-24 Nitto Denko Corp Epoxy resin composition for sealing semiconductor and semiconductor device using the same
JP2006193666A (en) * 2005-01-14 2006-07-27 Sumitomo Bakelite Co Ltd Adhesive film for semiconductor, carrier material having adhesive film for semiconductor and semiconductor device
CN101794638B (en) * 2006-07-21 2012-06-06 日立化成工业株式会社 Circuit connecting material, connecting structure for circuit parts and connecting method for circuit parts
KR20080091086A (en) 2006-09-13 2008-10-09 스미토모 베이클라이트 가부시키가이샤 Semiconductor device
JP2008085264A (en) 2006-09-29 2008-04-10 Sumitomo Bakelite Co Ltd Semiconductor device
JP2008174624A (en) * 2007-01-17 2008-07-31 Admatechs Co Ltd Surface-treated inorganic powder
JP5309886B2 (en) * 2007-10-22 2013-10-09 日立化成株式会社 Film-like adhesive for semiconductor sealing, method for manufacturing semiconductor device, and semiconductor device
KR101728203B1 (en) * 2010-09-30 2017-04-18 히타치가세이가부시끼가이샤 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Also Published As

Publication number Publication date
TWI424038B (en) 2014-01-21
JP5373192B2 (en) 2013-12-18
KR20130133762A (en) 2013-12-09
CN103222040A (en) 2013-07-24
TW201229176A (en) 2012-07-16
TW201414795A (en) 2014-04-16
CN103642441A (en) 2014-03-19
KR101455951B1 (en) 2014-10-28
CN103642441B (en) 2015-05-13
KR20130143667A (en) 2013-12-31
JP2012149266A (en) 2012-08-09
WO2012043764A1 (en) 2012-04-05
KR101728203B1 (en) 2017-04-18
CN103222040B (en) 2015-12-02

Similar Documents

Publication Publication Date Title
JP5373192B2 (en) Adhesive composition, method for manufacturing semiconductor device, and semiconductor device
JP5577640B2 (en) Manufacturing method of semiconductor device
JP5569576B2 (en) Film adhesive for semiconductor, method for manufacturing semiconductor device, and semiconductor device
JP5881931B2 (en) Adhesive composition, semiconductor device manufacturing method using the same, and semiconductor device
JP6047888B2 (en) Adhesive for semiconductor and method for manufacturing semiconductor device
JP5659946B2 (en) Semiconductor sealing adhesive, method for manufacturing the same, and semiconductor device
JP5003855B2 (en) Adhesive composition, method for manufacturing semiconductor device, and semiconductor device
JP5641067B2 (en) Film adhesive for semiconductor encapsulation
JP5857462B2 (en) Semiconductor sealing adhesive, semiconductor device manufacturing method, and semiconductor device
JP5881927B2 (en) Semiconductor sealing adhesive, semiconductor sealing film adhesive, semiconductor device manufacturing method, and semiconductor device
JP5263050B2 (en) Adhesive composition, semiconductor device manufacturing method using the same, and semiconductor device
JP2009256588A (en) Film-like adhesive for sealing semiconductor, semiconductor device, and its manufacturing method
JP5710099B2 (en) Film sealing adhesive for semiconductor sealing, semiconductor device manufacturing method using the adhesive, and semiconductor device
JP2019165125A (en) Film adhesive for semiconductor
JP2009260279A (en) Method of manufacturing semiconductor apparatus

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120918

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130918

R150 Certificate of patent or registration of utility model

Ref document number: 5373192

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350