TW201414795A - Adhesive composition, method for manufacturing semiconductor device, and semiconductor device - Google Patents

Adhesive composition, method for manufacturing semiconductor device, and semiconductor device Download PDF

Info

Publication number
TW201414795A
TW201414795A TW102143069A TW102143069A TW201414795A TW 201414795 A TW201414795 A TW 201414795A TW 102143069 A TW102143069 A TW 102143069A TW 102143069 A TW102143069 A TW 102143069A TW 201414795 A TW201414795 A TW 201414795A
Authority
TW
Taiwan
Prior art keywords
adhesive composition
semiconductor device
semiconductor
bis
acid
Prior art date
Application number
TW102143069A
Other languages
Chinese (zh)
Inventor
Kazutaka Honda
Akira Nagai
Tetsuya Enomoto
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Publication of TW201414795A publication Critical patent/TW201414795A/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J163/00Adhesives based on epoxy resins; Adhesives based on derivatives of epoxy resins
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J11/00Features of adhesives not provided for in group C09J9/00, e.g. additives
    • C09J11/02Non-macromolecular additives
    • C09J11/06Non-macromolecular additives organic
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J7/00Adhesives in the form of films or foils
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08KUse of inorganic or non-macromolecular organic substances as compounding ingredients
    • C08K9/00Use of pretreated ingredients
    • C08K9/04Ingredients treated with organic substances
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/0557Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05616Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • H01L2224/1148Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/921Connecting a surface with connectors of different types
    • H01L2224/9211Parallel connecting processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06565Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01012Magnesium [Mg]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10335Indium phosphide [InP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Organic Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Adhesive Tapes (AREA)

Abstract

The present invention relates to an adhesive composition for encapsulating connection parts in a semiconductor device in which respective connection parts of a semiconductor chip and a wiring circuit board are electrically connected with each other or alternatively in a semiconductor device in which respective connection parts of a plurality of semiconductor chips are electrically connected with each other. The adhesive composition contains an epoxy resin, a curing agent and an acrylic surface-treated filler.

Description

接著劑組成物、半導體裝置之製造方法及半導體裝置 Substrate composition, method of manufacturing semiconductor device, and semiconductor device

本發明係關於接著劑組成物、半導體裝置之製造方法及半導體裝置。 The present invention relates to an adhesive composition, a method of manufacturing a semiconductor device, and a semiconductor device.

近年來,已廣泛採用使用金線等金屬細線之線接合方式,將半導體晶片安裝連接於基板上。另一方面,為了因應對半導體裝置之小型化、薄型化、高性能、高積體化、高速化等之要求,正逐漸採用在半導體晶片與基板間形成稱為凸塊之導電性突起,以使半導體晶片與基板連接之覆晶連接方式(FC連接方式)。 In recent years, wire bonding methods using metal thin wires such as gold wires have been widely used to mount and connect semiconductor wafers to substrates. On the other hand, in order to cope with the demands of miniaturization, thinning, high performance, high integration, and high speed of semiconductor devices, it is gradually adopted to form conductive bumps called bumps between a semiconductor wafer and a substrate. A flip chip connection method (FC connection method) for connecting a semiconductor wafer to a substrate.

例如,關於半導體晶片及基板間之連接,於BGA(Ball Grid Array,球格柵陣列)、CSP(Chip Size Package,晶片尺寸封裝)等中廣泛使用之COB(Chip On Board,基板上固晶)型之連接方式亦適用FC連接方式。又,FC連接方式亦廣泛使用於在半導體晶片上形成連接部(凸塊或配線),以使半導體晶片間連接之COC(Chip On Chip,晶片堆疊)型之連接方式(參照例如專利文獻1)。 For example, COB (Chip On Board) is widely used in BGA (Ball Grid Array), CSP (Chip Size Package), and the like for connection between a semiconductor wafer and a substrate. The connection method of the type is also applicable to the FC connection method. In addition, the FC connection method is also widely used in a COC (Chip On Chip) type connection method in which a connection portion (bump or wiring) is formed on a semiconductor wafer to connect semiconductor wafers (see, for example, Patent Document 1) .

然而,為因應更小型化、薄型化、高性能化之要求,將上述連接方式層疊‧多階段化之晶片堆疊型封裝、POP (Package On Package,封裝層疊)、及TSV(Through-Silicon Via,穿矽通孔)等亦開始廣泛普及。此等層疊‧多階段化之技術由於將半導體晶片等以三維方式配置,故相較於以二維方式配置之方法可縮小封裝。尤其,TSV技術於半導體性能之提高、雜訊減低、安裝面積之削減、省電化方面亦為有效,以作為下一世代之半導體配線技術而備受矚目。 However, in order to meet the requirements of miniaturization, thinning, and high performance, the above-mentioned connection method is laminated and multi-stage wafer-stacked package and POP are required. (Package On Package, package stacking), and TSV (Through-Silicon Via) have also become widespread. Since such a multilayer multi-stage technique is configured by three-dimensionally arranging a semiconductor wafer or the like, the package can be reduced in comparison with the method of two-dimensional arrangement. In particular, TSV technology is also effective in improving semiconductor performance, noise reduction, reduction in mounting area, and power saving, and has attracted attention as the next generation of semiconductor wiring technology.

上述連接部(凸塊或配線)中所用之主要金屬有焊料、錫、金、銀、銅、鎳等,亦可使用包含複數種該等金屬之導電材料。連接部中所使用之金屬由於會在表面氧化而生成氧化膜,或於表面附著氧化物等之雜質,故會有在連接部之連接面產生雜質之情況。若存在此種雜質時,會有使半導體晶片與基板間或兩個半導體晶片間之連接性、絕緣可靠度降低,而損及採用上述連接方式之優點之顧慮。 The main metal used in the connection portion (bump or wiring) may be solder, tin, gold, silver, copper, nickel, or the like, and a conductive material containing a plurality of such metals may be used. The metal used in the connection portion is oxidized on the surface to form an oxide film, or an impurity such as an oxide adheres to the surface, so that impurities may be generated on the connection surface of the connection portion. When such an impurity is present, there is a concern that the connectivity between the semiconductor wafer and the substrate or between the two semiconductor wafers and the insulation reliability are lowered, and the above-described connection method is impaired.

作為可抑制該等雜質之產生同時提高連接性之方法,例如有在連接前對基板或半導體晶片之表面進行前處理之方法,例如有施以在OSP(Organic Solderbility Preservatives,有機焊接性保存)處理中所使用之預助熔劑或防鏽處理劑之方法。然而,亦有於前處理後因預助熔劑或防鏽處理劑殘留並劣化,而使連接性降低之情況。 As a method for suppressing the generation of such impurities and improving the connectivity, for example, there is a method of pretreating the surface of the substrate or the semiconductor wafer before the connection, for example, treatment by OSP (Organic Solderbility Preservatives) A method of pre-flux or rust-preventing agent used in the process. However, there is also a case where the pre-flux or the anti-rust treatment agent remains and deteriorates after the pretreatment, and the connectivity is lowered.

另一方面,依照以半導體密封材料(半導體密封用接著劑)密封半導體晶片及基板間等之連接部之方法,可在半導體晶片與基板或半導體晶片彼此連接之同時密封連接部。因此,可抑制連接部中所使用之金屬的氧化或抑制雜質對連接部之附著,保護連接部免於受到外部環境之影響。因 此,可有效地提高連接性、絕緣可靠度、作業性、生產率。 On the other hand, in accordance with a method of sealing a connection portion between a semiconductor wafer and a substrate by a semiconductor sealing material (a semiconductor sealing adhesive), the connection portion can be sealed while the semiconductor wafer and the substrate or the semiconductor wafer are connected to each other. Therefore, it is possible to suppress the oxidation of the metal used in the joint portion or suppress the adhesion of the impurities to the joint portion, and protect the joint portion from the external environment. because This can effectively improve the connectivity, insulation reliability, workability, and productivity.

又,於以覆晶連接方式製造之半導體裝置中,為不使因半導體晶片與基板間之熱膨脹係數差或半導體晶片彼此間之熱膨脹係數差所致之熱應力集中於連接部而引起連接不良,必須以半導體密封材料將半導體晶片及基板間等之空隙加以密封。尤其半導體晶片與基板大多使用熱膨脹係數不同之成分,因而需要以半導體封裝材料進行密封以提高耐熱衝擊性。 Further, in the semiconductor device manufactured by the flip chip connection method, the thermal stress caused by the difference in thermal expansion coefficient between the semiconductor wafer and the substrate or the difference in thermal expansion coefficient between the semiconductor wafers is not concentrated on the connection portion, thereby causing connection failure. The gap between the semiconductor wafer and the substrate must be sealed with a semiconductor sealing material. In particular, semiconductor wafers and substrates are often made of components having different coefficients of thermal expansion, and thus it is necessary to seal with a semiconductor packaging material to improve thermal shock resistance.

使用上述半導體密封材料之密封方法大致上可分為毛細管流動(Capillary-Flow)方式及預塗佈(Pre-applied)方式(例如參照專利文獻2~6)。所謂毛細管流動方式,係於半導體晶片及基板連接後,於半導體晶片及基板間之空隙利用毛細現象注入液狀半導體密封材料之方式。所謂預塗佈方式,係於半導體晶片及基板連接之前,對半導體晶片或基板供給糊狀或薄膜狀的半導體密封材料,再將半導體晶片與基板連接之方式。關於該等密封方法,隨著近年來半導體裝置之小型化之進展,半導體晶片及基板間等之空隙變得狹小,若以毛細管流動方式注入會有需要長時間而使生產率降低之情況,或有無法注入之情況,又,即使可注入,亦有存在未填充部分而成為孔洞原因之情況。因此,由作業性.生產率.可靠度之觀點而言,預塗佈方式已作為可達成高性能.高積體.高速化之密封製作方法而成為主流。 The sealing method using the above semiconductor sealing material can be roughly classified into a capillary flow method and a pre-applied method (for example, refer to Patent Documents 2 to 6). The capillary flow method is a method in which a liquid semiconductor sealing material is injected into a gap between a semiconductor wafer and a substrate by a capillary phenomenon after the semiconductor wafer and the substrate are connected. The precoating method is a method in which a semiconductor wafer or a substrate is supplied with a paste or a film-shaped semiconductor sealing material before the semiconductor wafer and the substrate are connected, and the semiconductor wafer is connected to the substrate. With regard to these sealing methods, as the size of the semiconductor device has progressed in recent years, the gap between the semiconductor wafer and the substrate has become narrow, and if it is injected by capillary flow, it takes a long time to lower the productivity, or In the case where it is impossible to inject, and even if it can be injected, there is a case where there is an unfilled portion and it is a cause of a hole. Therefore, by workability. productivity. From the point of view of reliability, the pre-coating method has achieved high performance. High accumulation. The high-speed sealing production method has become the mainstream.

[先前技術文獻] [Previous Technical Literature]

專利文獻1:日本特開2008-294382號公報 Patent Document 1: Japanese Laid-Open Patent Publication No. 2008-294382

專利文獻2:日本特開2001-223227號公報 Patent Document 2: Japanese Laid-Open Patent Publication No. 2001-223227

專利文獻3:日本特開2002-283098號公報 Patent Document 3: Japanese Laid-Open Patent Publication No. 2002-283098

專利文獻4:日本特開2005-272547號公報 Patent Document 4: Japanese Laid-Open Patent Publication No. 2005-272547

專利文獻5:日本特開2006-169407號公報 Patent Document 5: Japanese Laid-Open Patent Publication No. 2006-169407

專利文獻6:日本特開2006-188573號公報 Patent Document 6: Japanese Laid-Open Patent Publication No. 2006-188573

於上述預塗佈方式中,為了在利用加熱加壓進行連接之同時,以半導體密封材料將半導體晶片及基板間之空隙加以密封,對半導體密封材料之含有成分有必要考慮連接條件加以選擇。於連接部彼此之連接,就充分確保連接性.絕緣可靠度之觀點而言,一般使用金屬接合。由於金屬接合為使用高溫(例如200℃以上)之連接方式,故會有因殘留於半導體密封材料中之揮發成分,或因半導體密封材料之含有成分之分解而新生成之揮發成分而使半導體密封材料產生氣泡之情況。因此,會產生稱為孔洞之氣泡,使半導體密封材料自半導體晶片或基板剝離。又,於加壓加熱/壓力釋放時,若發生上述孔洞或半導體晶片等之回彈(springback),則會因將連接部彼此連接之連接凸塊之拉扯而產生連接部之破壞等之連接不良。由於這些原因,以往之半導體密封材料會有連接性.絕緣可靠度降低之顧慮。 In the precoating method described above, in order to seal the gap between the semiconductor wafer and the substrate with a semiconductor sealing material while being joined by heating and pressurization, it is necessary to select a component of the semiconductor sealing material in consideration of connection conditions. When the connections are connected to each other, the connectivity is fully ensured. From the viewpoint of insulation reliability, metal bonding is generally used. Since the metal joining is a connection method using a high temperature (for example, 200 ° C or higher), the semiconductor is sealed by a volatile component remaining in the semiconductor sealing material or a volatile component newly formed by decomposition of a component of the semiconductor sealing material. The condition in which the material produces bubbles. Therefore, a bubble called a hole is generated to peel the semiconductor sealing material from the semiconductor wafer or the substrate. Further, when the springback of the hole or the semiconductor wafer or the like occurs during the pressurization heating/pressure release, the connection of the connection bumps to which the connection portions are connected may cause a connection failure such as breakage of the connection portion. . For these reasons, the past semiconductor sealing materials will have connectivity. The concern of reduced insulation reliability.

又,半導體密封材料不具有充分助焊劑活性(對金屬表面之氧化膜或雜質之去除效果)時,無法去除金屬表面之氧化膜或雜質,無法形成良好之金屬-金屬接合,因而有 無法確保導通之情況。另外,當半導體密封材料之絕緣可靠度較低時,將難以對應於連接部之狹窄間距化而產生絕緣不良。由於這些原因,以往之半導體密封材料會有連接性.絕緣可靠度降低之顧慮。 Moreover, when the semiconductor sealing material does not have sufficient flux activity (the effect of removing the oxide film or impurities on the metal surface), the oxide film or impurities on the metal surface cannot be removed, and a good metal-metal bonding cannot be formed, and thus There is no way to ensure continuity. Further, when the insulation reliability of the semiconductor sealing material is low, it is difficult to cause insulation failure in accordance with the narrow pitch of the connection portion. For these reasons, the past semiconductor sealing materials will have connectivity. The concern of reduced insulation reliability.

使用半導體密封材料製造之半導體裝置於可靠度,更具體而言於耐熱性、耐濕性及耐回焊性方面需達到充分的等級。為確保耐回焊性,需在260℃左右之回焊溫度下,維持可抑制黏晶層(接著劑層)之剝離或破壞之高接著強度。 A semiconductor device fabricated using a semiconductor sealing material needs to be sufficiently graded in terms of reliability, more specifically, heat resistance, moisture resistance, and reflow resistance. In order to ensure reflow resistance, it is necessary to maintain a high adhesion strength which can suppress peeling or destruction of the adhesion layer (adhesive layer) at a reflow temperature of about 260 °C.

本發明係鑑於上述問題而完成者,其目的係提供一種可製作耐回焊性、連接可靠度、絕緣可靠度優異之半導體裝置之接著劑組成物,與使用該接著劑組成物之半導體裝置之製造方法及半導體裝置。 The present invention has been made in view of the above problems, and an object thereof is to provide an adhesive composition for a semiconductor device which is excellent in reflow resistance, connection reliability, and insulation reliability, and a semiconductor device using the same. Manufacturing method and semiconductor device.

本發明提供一種接著劑組成物,其係於半導體晶片及配線電路基板各自的連接部互相電連接的半導體裝置、或複數的半導體晶片各自的連接部相互電連接的半導體裝置中密封連接部的接著劑組成物,該組成物含有環氧樹脂、硬化劑、與經具有以下述通式(1)所表示之基團之化合物表面處理之丙烯酸系表面處理填料。 The present invention provides an adhesive composition in which a semiconductor device in which a connection portion of a semiconductor wafer and a printed circuit board are electrically connected to each other or a connection portion in which a plurality of semiconductor wafers are electrically connected to each other is sealed in a semiconductor device. A composition comprising an epoxy resin, a hardener, and an acrylic surface-treated filler surface-treated with a compound having a group represented by the following formula (1).

式(1)中,R1表示氫原子或碳數1或2之烷基, R2表示碳數1~30之伸烷基。 In the formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms.

本發明又提供一種接著劑組成物,其係於半導體晶片及配線電路基板各自的連接部互相電連接的半導體裝置、或複數的半導體晶片各自的連接部相互電連接的半導體裝置中密封連接部的接著劑組成物,其中該組成物含有環氧樹脂、硬化劑、與具有以下述通式(1)所表示之基團的填料: Further, the present invention provides an adhesive composition for sealing a connection portion in a semiconductor device in which a connection portion of each of a semiconductor wafer and a printed circuit board is electrically connected to each other, or a connection portion in which a plurality of semiconductor wafers are electrically connected to each other A composition of the following, wherein the composition contains an epoxy resin, a hardener, and a filler having a group represented by the following formula (1):

式(1)中,R1表示氫原子或碳數1或2之烷基,R2表示碳數1~30之伸烷基。 In the formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms.

上述本發明之接著劑組成物,在含有環氧樹脂及硬化劑的前提下,進一步藉由含有丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料,使得即使在以高溫(例如200℃以上)進行金屬接合之覆晶連接方式中用作於為半導體密封用接著劑時,仍可實現高度耐回焊性、連接可靠度及絕緣可靠度。 The above-mentioned adhesive composition of the present invention further contains an acrylic-based surface-treated filler or a filler having a group represented by the above formula (1), even if it contains an epoxy resin and a hardener. When used as a semiconductor sealing adhesive in a flip chip bonding method in which metal bonding is performed at a high temperature (for example, 200 ° C or higher), high reflow resistance, connection reliability, and insulation reliability can be achieved.

為提高接著劑組成物之耐回焊性,必須提高於高溫下之吸濕後接著力。然而,以往所使用之填料雖可減小吸濕率及熱膨脹率,進而有效地提高連接性.絕緣可靠度,但填料本身通常缺乏接著性。 In order to improve the reflow resistance of the adhesive composition, it is necessary to increase the moisture absorption after the high temperature. However, the fillers used in the past can reduce the moisture absorption rate and the thermal expansion rate, thereby effectively improving the connectivity. Insulation reliability, but the filler itself often lacks adhesion.

於此,已知若將矽烷偶合劑與未經表面處理之填料一起包含於樹脂中,則可合成填料表面經矽烷偶合劑處理且 依矽烷偶合劑之取代基不同而呈成各種表面狀態之填料。然而,矽烷偶合劑之揮發性較高,若在具有必須於高溫連接之金屬接合等之高溫製程之半導體裝置製造步驟中會成為產生孔洞之原因。同樣地,若對以往所使用之填料進行表面處理時,會有產生甲醇等揮發性高的有機物之情況,成為孔洞發生之原因。 Here, it is known that if a decane coupling agent is contained in a resin together with a non-surface-treated filler, the surface of the synthetic filler can be treated with a decane coupling agent and A filler which exhibits various surface states depending on the substituent of the decane coupling agent. However, the decane coupling agent has a high volatility, and may cause voids in a semiconductor device manufacturing step having a high-temperature process such as metal bonding which is required to be joined at a high temperature. Similarly, when the conventionally used filler is subjected to surface treatment, an organic substance having high volatility such as methanol may be generated, which may cause pores to occur.

一般而言,在半導體基板上形成有稱為抗焊劑之絕緣膜,抗焊劑大多含有丙烯酸系材料。於此,本發明人等發現藉由含有上述丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料,可提高接著劑組成物在高溫下之彈性率及吸濕後之接著力,並實現耐回焊性。本發明人等推測,於本發明之接著劑組成物中,藉由使用預先經表面處理之丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料,可抑制高揮發性物質之產生,同時由於丙烯酸系化合物與抗焊劑之接著性優異,故可提高與基板之連接性。又,本發明人等推測丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料由於難以使連接部之絕緣可靠度降低,且難以使接著劑組成物之硬化物之熱膨脹率及彈性率降低,故可提高連接可靠度。 Generally, an insulating film called a solder resist is formed on a semiconductor substrate, and a solder resist mostly contains an acrylic material. Here, the present inventors have found that by containing the above-mentioned acrylic surface-treated filler or a filler having the group represented by the above formula (1), the elastic modulus of the adhesive composition at a high temperature and the moisture absorption can be improved. The force is applied and the reflow resistance is achieved. The present inventors have speculated that in the adhesive composition of the present invention, high-volatileness can be suppressed by using a surface-treated acrylic surface-treated filler or a filler having a group represented by the above formula (1). Since the substance is produced and the adhesion between the acrylic compound and the solder resist is excellent, the connectivity to the substrate can be improved. Moreover, the inventors of the present invention have estimated that the acrylic surface-treated filler or the filler having the group represented by the above formula (1) is difficult to reduce the insulation reliability of the joint portion, and it is difficult to harden the adhesive composition. The thermal expansion rate and the elastic modulus are lowered, so that the connection reliability can be improved.

丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料對樹脂成分之分散性優異,可提高使用本發明之接著劑組成物所製作之半導體裝置中之密封(基板-晶片、晶片-晶片等)末端部之強度。 The acrylic surface-treated filler or the filler having the group represented by the above formula (1) is excellent in dispersibility to the resin component, and can improve the sealing in the semiconductor device produced by using the adhesive composition of the present invention (substrate- The strength of the end portion of the wafer, wafer-wafer, etc.).

上述之接著力提高並非僅限於抗焊劑上,亦可展現 於半導體晶片(SiO、SiN等)之間。 The above-mentioned adhesion improvement is not limited to solder resists, but also Between semiconductor wafers (SiO, SiN, etc.).

具有以上述通式(1)所表示之基團之化合物較佳為以下述通式(2)所表示之化合物。 The compound having a group represented by the above formula (1) is preferably a compound represented by the following formula (2).

式(2)中,R1表示氫原子或碳數1或2之烷基,R2表示碳數1~30之伸烷基,R3表示碳數1~30之烷基。 In the formula (2), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, R 2 represents an alkylene group having 1 to 30 carbon atoms, and R 3 represents an alkyl group having 1 to 30 carbon atoms.

本發明之接著劑組成物藉由含有經以上述通式(2)所表示之化合物表面處理之填料,可更加提高耐回焊性、連接可靠度及絕緣可靠度。 The adhesive composition of the present invention can further improve the reflow resistance, the connection reliability, and the insulation reliability by containing a filler surface-treated with the compound represented by the above formula (2).

本發明之接著劑組成物,就提高接著劑組成物之耐熱性及薄膜形成性之觀點而言,可進一步含有重量平均分子量為10000以上之高分子成分。 The adhesive composition of the present invention may further contain a polymer component having a weight average molecular weight of 10,000 or more from the viewpoint of improving heat resistance and film formability of the adhesive composition.

就進一步提高接著劑組成物之貼附性或薄膜形成性之觀點而言,較佳為上述高分子成分之重量平均分子量為30000以上,且玻璃轉移溫度為100℃以下。 From the viewpoint of further improving the adhesion of the adhesive composition or the film formability, the polymer component preferably has a weight average molecular weight of 30,000 or more and a glass transition temperature of 100 ° C or lower.

本發明之接著劑組成物藉由進一步含有助焊活性劑,可提高助焊活性,去除連接部之金屬表面之氧化膜或雜質,以形成良好之金屬-金屬接合。 The adhesive composition of the present invention can further improve the fluxing activity by further containing a fluxing active agent, and remove the oxide film or impurities on the metal surface of the joint portion to form a good metal-metal joint.

就可提高以預塗佈方式密封半導體晶片與配線電路基板間之空隙或複數之半導體晶片間之空隙時之作業性而言,本發明之接著劑組成物之形狀較佳為薄膜狀。 The workability of the adhesive composition of the present invention is preferably a film shape in order to improve the workability of sealing the gap between the semiconductor wafer and the printed circuit board or the gap between the plurality of semiconductor wafers by precoating.

本發明另提供一種半導體裝置之製造方法,其係半導體晶片及配線電路基板各自的連接部互相電連接的半導體裝置、或複數的半導體晶片各自的連接部相互電連接的半導體裝置之製造方法,其具備使用上述之接著劑組成物密封連接部之步驟。 Further, the present invention provides a method of manufacturing a semiconductor device, which is a method of manufacturing a semiconductor device in which a connection portion of each of a semiconductor wafer and a printed circuit board is electrically connected to each other, or a connection portion of each of a plurality of semiconductor wafers is electrically connected to each other. There is a step of sealing the joint using the above-described adhesive composition.

依據本發明之半導體裝置之製造方法,藉由使用上述接著劑組成物,可提高半導體裝置之耐回焊性、連接可靠度及絕緣可靠度。 According to the method of manufacturing a semiconductor device of the present invention, by using the above-described adhesive composition, the reflow resistance, connection reliability, and insulation reliability of the semiconductor device can be improved.

上述連接部含有選自由金、銀、銅、鎳、錫及鉛所組成之群組之至少一種金屬時,可進一步提高連接部之導電性、導熱性、連接可靠度。 When the connection portion contains at least one metal selected from the group consisting of gold, silver, copper, nickel, tin, and lead, the conductivity, thermal conductivity, and connection reliability of the connection portion can be further improved.

本發明另提供以上述半導體裝置之製造方法製得之半導體裝置。 The present invention further provides a semiconductor device fabricated by the above-described method of fabricating a semiconductor device.

本發明之半導體裝置由於係使用上述半導體裝置之製造方法所製作,故為耐回焊性、連接可靠度及絕緣可靠度相當優異者。 Since the semiconductor device of the present invention is produced by using the above-described method for manufacturing a semiconductor device, it is excellent in solder reflow resistance, connection reliability, and insulation reliability.

依據本發明,可提供一種耐回焊性、連接可靠度及絕緣可靠度優異之接著劑組成物、使用該接著劑組成物之半導體裝置之製造方法及半導體裝置。 According to the present invention, it is possible to provide an adhesive composition excellent in reflow resistance, connection reliability, and insulation reliability, a method of manufacturing a semiconductor device using the adhesive composition, and a semiconductor device.

10‧‧‧半導體晶片 10‧‧‧Semiconductor wafer

15‧‧‧配線(連接部) 15‧‧‧Wiring (connection)

20‧‧‧基板(配線電路基板) 20‧‧‧Substrate (wiring circuit board)

30‧‧‧連接凸塊 30‧‧‧Connecting bumps

32‧‧‧凸塊(連接部) 32‧‧‧Bumps (connections)

34‧‧‧貫穿電極 34‧‧‧through electrode

40‧‧‧接著劑組成物(薄膜狀接著劑) 40‧‧‧Binder composition (film-like adhesive)

50‧‧‧中介片 50‧‧‧Intermediary

60‧‧‧抗焊劑 60‧‧‧Anti-flux

90‧‧‧梳型電極 90‧‧‧ comb electrode

100、200、300、400、500、600‧‧‧半導體裝置 100, 200, 300, 400, 500, 600‧‧‧ semiconductor devices

圖1為顯示本發明之半導體裝置之一實施形態之示意剖面圖。 BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a schematic cross-sectional view showing an embodiment of a semiconductor device of the present invention.

圖2為顯示本發明之半導體裝置之另一實施形態之示意剖面圖。 Fig. 2 is a schematic cross-sectional view showing another embodiment of the semiconductor device of the present invention.

圖3為顯示本發明之半導體裝置之另一實施形態之示意剖面圖。 Figure 3 is a schematic cross-sectional view showing another embodiment of the semiconductor device of the present invention.

圖4為示意性顯示本發明之半導體裝置之製造方法之一實施形態之步驟剖面圖。 Fig. 4 is a cross-sectional view showing the steps of an embodiment of a method of manufacturing a semiconductor device of the present invention.

圖5為顯示絕緣可靠度試驗用之樣品外觀之示意圖。 Fig. 5 is a view showing the appearance of a sample for insulation reliability test.

以下,依據情況參照圖式對本發明之較佳實施形態加以詳細說明。又,圖中,相同或相當部分給予相同符號,且省略重複說明。又,上下左右等之位置關係只要無特別指明,則為基於圖中所示之位置關係者。另外,圖式之尺寸比例並非限於圖示之比例者。 Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the drawings. In the drawings, the same or corresponding portions are given the same reference numerals, and the repeated description is omitted. Further, the positional relationship of up, down, left, and the like is based on the positional relationship shown in the drawing unless otherwise specified. In addition, the dimensional ratio of the drawings is not limited to the scale shown.

〈接著劑組成物〉 <Binder composition>

本實施形態之接著劑組成物(半導體密封用接著劑)為於半導體晶片及配線電路基板(以下視情況亦簡稱為「基板」)各自的連接部互相電連接的半導體裝置、或複數的半導體晶片各自的連接部相互電連接的半導體裝置中密封連接部的接著劑組成物,該組成物含有環氧樹脂(以下視情況亦稱為「(a)成分」)、硬化劑(以下視情況亦稱為「(b)成分」)、與丙烯酸系表面處理之填料或具有以下述通式(1)所表示之基團之填料(以下視情況亦稱為「(c)成分」)。又,接著劑組成物可視需要含有重量平均分子量為10000以上之高分子 成分(以下視情況亦稱為「(d)成分」)或助焊活性劑(以下視情況亦稱為「(e)成分」)。以下針對構成本實施形態之接著劑組成物之各成分加以說明。 The adhesive composition (semiconductor sealing adhesive) of the present embodiment is a semiconductor device or a plurality of semiconductor wafers that are electrically connected to each other at a connection portion between a semiconductor wafer and a printed circuit board (hereinafter, simply referred to as "substrate"). In the semiconductor device in which the respective connection portions are electrically connected to each other, the adhesive composition of the connection portion is sealed, and the composition contains an epoxy resin (hereinafter also referred to as "(a) component") and a hardener (hereinafter also referred to as a case) The "(b) component"), the acrylic surface-treated filler or the filler having a group represented by the following general formula (1) (hereinafter also referred to as "(c) component"). Further, the adhesive composition may optionally contain a polymer having a weight average molecular weight of 10,000 or more. The component (hereinafter also referred to as "(d) component") or the fluxing active agent (hereinafter also referred to as "(e) component"). Hereinafter, each component constituting the adhesive composition of the present embodiment will be described.

(a)成分:環氧樹脂 (a) Composition: Epoxy resin

作為環氧樹脂,只要是分子內具有兩個以上之環氧基者即可無特別限制地使用。作為(a)成分,具體而言可使用雙酚A型、雙酚F型、萘型、苯酚酚醛清漆型、甲酚酚醛清漆型、苯酚芳烷基型、聯苯型、三苯基甲烷、二環戊二烯型及各種多官能基環氧樹脂。該等樹脂可單獨使用或以兩種以上之混合物使用。 The epoxy resin is not particularly limited as long as it has two or more epoxy groups in the molecule. Specific examples of the component (a) include bisphenol A type, bisphenol F type, naphthalene type, phenol novolak type, cresol novolac type, phenol aralkyl type, biphenyl type, and triphenylmethane. Dicyclopentadiene type and various polyfunctional epoxy resins. These resins may be used singly or in combination of two or more.

(a)成分就抑制在高溫下連接時因分解而產生揮發成分之觀點而言,當連接時之溫度為250℃時,較佳為使用在250℃之熱重量減少量率為5%以下之環氧樹脂,當為300℃時,較佳為使用在300℃之熱重量減少量率為5%以下之環氧樹脂。 The component (a) suppresses the generation of volatile components due to decomposition at the time of connection at a high temperature. When the temperature at the time of connection is 250 ° C, it is preferred to use a thermal weight loss rate of 5% or less at 250 ° C. When the epoxy resin is 300 ° C, it is preferred to use an epoxy resin having a thermal weight loss rate of 5% or less at 300 ° C.

(b)成分:硬化劑 (b) Ingredients: Hardener

作為(b)成分,可列舉例如苯酚樹脂系硬化劑、酸酐系硬化劑、胺系硬化劑、咪唑系硬化劑及膦系硬化劑。當(b)成分包含酚羥基、酸酐、胺類或咪唑類時,會顯示出可抑制在連接部產生氧化膜之助焊活性,可提高連接可靠度.絕緣可靠度。以下針對各硬化劑加以說明。 Examples of the component (b) include a phenol resin-based curing agent, an acid anhydride-based curing agent, an amine-based curing agent, an imidazole-based curing agent, and a phosphine-based curing agent. When the component (b) contains a phenolic hydroxyl group, an acid anhydride, an amine or an imidazole, it exhibits a weld activity which can suppress the formation of an oxide film at the joint portion, and can improve the connection reliability. Insulation reliability. Hereinafter, each curing agent will be described.

(i)苯酚樹脂系硬化劑 (i) phenol resin curing agent

作為苯酚樹脂系硬化劑,只要是分子內具有兩個以上酚羥基者即無特別限制,可使用例如苯酚酚醛清漆樹脂、甲酚酚醛 清漆樹脂、苯酚芳烷基樹脂、甲酚萘甲醛縮聚物、三苯基甲烷型多官能基苯酚及各種多官能基苯酚樹脂。該等樹脂可單獨使用或以兩種以上之混合物使用。 The phenol resin-based curing agent is not particularly limited as long as it has two or more phenolic hydroxyl groups in the molecule, and for example, a phenol novolak resin or a cresol novolac can be used. A varnish resin, a phenol aralkyl resin, a cresol naphthalene formaldehyde polycondensate, a triphenylmethane type polyfunctional phenol, and various polyfunctional phenol resins. These resins may be used singly or in combination of two or more.

苯酚樹脂系硬化劑相對於上述(a)成分之當量比(酚羥基/環氧基,莫耳比),就良好之硬化性、接著性及儲存安定性之觀點而言,較佳為0.3~1.5,更佳為0.4~1.0,又更佳為0.5~1.0。當量比為0.3以上時,有提高硬化性且提高接著力之傾向,為1.5以下時,未反應之酚羥基不會過量殘留,有將吸水率抑制為較低,而提高絕緣可靠度之傾向。 The equivalent ratio of the phenol resin-based curing agent to the component (a) (phenolic hydroxyl group/epoxy group, molar ratio) is preferably 0.3 to the viewpoint of good curability, adhesion, and storage stability. 1.5, more preferably 0.4 to 1.0, and even more preferably 0.5 to 1.0. When the equivalent ratio is 0.3 or more, the curability is improved and the adhesion is increased. When the ratio is 1.5 or less, the unreacted phenolic hydroxyl group does not remain excessively, and the water absorption rate is suppressed to be low, and the insulation reliability tends to be improved.

(ii)酸酐系硬化劑 (ii) an acid anhydride hardener

作為酸酐系硬化劑,可使用例如甲基環己烷四羧酸二酐、偏苯三酸酐(trimellitic anhydride)、均苯四酸酐(pyromellitic anhydride)、二苯甲酮四羧酸二酐及乙二醇雙脫水偏苯三酸酯。該等化合物可單獨使用或以兩種以上之混合物使用。 As the acid anhydride-based curing agent, for example, methylcyclohexanetetracarboxylic dianhydride, trimellitic anhydride, pyromellitic anhydride, benzophenonetetracarboxylic dianhydride, and ethylene glycol double dehydration can be used. Trimellitic acid ester. These compounds may be used singly or in combination of two or more.

酸酐系硬化劑相對於上述(a)成分之當量比(酸酐基/環氧基,莫耳比),就良好之硬化性、接著性及儲存安定性之觀點而言,較佳為0.3~1.5,更佳為0.4~1.0,又更佳為0.5~1.0。當量比為0.3以上時,有提高硬化性且提高接著力之傾向,為1.5以下時,未反應之酸酐基不會過量殘留,有將吸水率抑制為較低,而提高絕緣可靠度之傾向。 The equivalent ratio (anhydride group/epoxy group, molar ratio) of the acid anhydride-based curing agent to the component (a) is preferably from 0.3 to 1.5 in terms of good curability, adhesion, and storage stability. More preferably, it is 0.4 to 1.0, and more preferably 0.5 to 1.0. When the equivalent ratio is 0.3 or more, the curability is improved and the adhesion is increased. When the ratio is 1.5 or less, the unreacted acid anhydride group does not remain excessively, and the water absorption rate is suppressed to be low, and the insulation reliability tends to be improved.

(iii)胺系硬化劑 (iii) amine hardener

作為胺系硬化劑,可使用例如二氰基二醯胺。 As the amine-based curing agent, for example, dicyanodiamine can be used.

胺系硬化劑相對於上述(a)成分之當量比(胺/環氧基,莫耳比),就良好之硬化性、接著性及儲存安定性之 觀點而言,較佳為0.3~1.5,更佳為0.4~1.0,又更佳為0.5~1.0。當量比為0.3以上時,有提高硬化性且提高接著力之傾向,為1.5以下時,未反應之胺不會過量殘留,有提高絕緣可靠度之傾向。 The equivalent ratio (amine/epoxy group, molar ratio) of the amine-based curing agent to the above component (a) is excellent in hardenability, adhesion, and storage stability. From the viewpoint, it is preferably from 0.3 to 1.5, more preferably from 0.4 to 1.0, still more preferably from 0.5 to 1.0. When the equivalent ratio is 0.3 or more, the curability is improved and the adhesion is increased. When the ratio is 1.5 or less, the unreacted amine does not remain excessively, and the insulation reliability tends to be improved.

(iv)咪唑系硬化劑 (iv) imidazole hardener

作為咪唑系硬化劑,可列舉例如2-苯基咪唑、2-苯基-4-甲基咪唑、1-苄基-2-甲基咪唑、1-苄基-2-苯基咪唑、1-氰乙基-2-十一烷基咪唑、1-氰基-2-苯基咪唑、1-氰乙基-2-十一烷基咪唑偏苯三酸酯、1-氰乙基-2-苯基咪唑鎓偏苯三酸鹽、2,4-二胺基-6-[2’-甲基咪唑啉-(1’)]-乙基-s-三嗪、2,4-二胺基-6-[2’-十一烷基咪唑啉-(1’)]-乙基-s-三嗪、2,4-二胺基-6-[2’-乙基-4’-甲基咪唑啉-(1’)]-乙基-s-三嗪、2,4-二胺基-6-[2’-甲基咪唑啉-(1’)]-乙基-s-三嗪異氰尿酸加成物、2-苯基咪唑異氰尿酸加成物、2-苯基-4,5-二羥基甲基咪唑、2-苯基-4-甲基-5-羥基甲基咪唑、及環氧樹脂與咪唑類之加成物。該等化合物中,就優異之硬化性、儲存安定性及連接可靠度之觀點而言,較佳為1-氰乙基-2-十一烷基咪唑、1-氰基-2-苯基咪唑、1-氰乙基-2-十一烷基咪唑偏苯三酸酯、1-氰乙基-2-苯基咪唑鎓偏苯三酸鹽、2,4-二胺基-6-[2’-甲基咪唑啉-(1’)]-乙基-s-三嗪、2,4-二胺基-6-[2’-乙基-4’-甲基咪唑啉-(1’)]-乙基-s-三嗪、2,4-二胺基-6-[2’-甲基咪唑啉-(1’)]-乙基-s-三嗪異氰尿酸加成物、2-苯基咪唑異氰尿酸加成物、2-苯基-4,5-二羥基甲基咪唑及2-苯基-4-甲基-5-羥基甲基咪唑。該等化合物可單獨使用或併用兩種以上。另外,亦可使用將該等化合物微膠囊化之 潛在性硬化劑。 Examples of the imidazole-based curing agent include 2-phenylimidazole, 2-phenyl-4-methylimidazole, 1-benzyl-2-methylimidazole, 1-benzyl-2-phenylimidazole, and 1- Cyanoethyl-2-undecylimidazole, 1-cyano-2-phenylimidazole, 1-cyanoethyl-2-undecylimidazole trimellitate, 1-cyanoethyl-2- Phenyl imidazolium trimellitate, 2,4-diamino-6-[2'-methylimidazoline-(1')]-ethyl-s-triazine, 2,4-diamino -6-[2'-undecyl imidazoline-(1')]-ethyl-s-triazine, 2,4-diamino-6-[2'-ethyl-4'-methyl Imidazoline-(1')]-ethyl-s-triazine, 2,4-diamino-6-[2'-methylimidazoline-(1')]-ethyl-s-triazine Cyanuric acid adduct, 2-phenylimidazolium isocyanuric acid adduct, 2-phenyl-4,5-dihydroxymethylimidazole, 2-phenyl-4-methyl-5-hydroxymethylimidazole, And an adduct of an epoxy resin and an imidazole. Among these compounds, 1-cyanoethyl-2-undecylimidazole and 1-cyano-2-phenylimidazole are preferred from the viewpoints of excellent hardenability, storage stability, and connection reliability. , 1-cyanoethyl-2-undecylimidazole trimellitate, 1-cyanoethyl-2-phenylimidazolium trimellitate, 2,4-diamino-6-[2 '-Methylimidazoline-(1')]-ethyl-s-triazine, 2,4-diamino-6-[2'-ethyl-4'-methylimidazoline-(1') ]-Ethyl-s-triazine, 2,4-diamino-6-[2'-methylimidazoline-(1')]-ethyl-s-triazine isocyanuric acid adduct, 2 a phenylimidazole isocyanuric acid adduct, 2-phenyl-4,5-dihydroxymethylimidazole and 2-phenyl-4-methyl-5-hydroxymethylimidazole. These compounds may be used singly or in combination of two or more. Alternatively, the compounds can be microencapsulated. Potential hardener.

咪唑系硬化劑之含量,相對於(a)成分100質量份,較佳為0.1~20質量份,更佳為0.1~10質量份。咪唑系硬化劑之含量為0.1質量份以上時,有提高硬化性之傾向,為20質量份以下時,在形成金屬接合之前接著劑組成物不會硬化,有不易產生連接不良之傾向。 The content of the imidazole-based curing agent is preferably 0.1 to 20 parts by mass, more preferably 0.1 to 10 parts by mass, per 100 parts by mass of the component (a). When the content of the imidazole-based curing agent is 0.1 part by mass or more, the curability tends to be improved. When the content is 20 parts by mass or less, the adhesive composition does not harden before the metal bonding is formed, and the connection failure tends to be less likely to occur.

(v)膦系硬化劑 (v) phosphine-based hardener

膦系硬化劑可列舉例如三苯基膦、四苯基鏻四苯基硼酸鹽、四苯基鏻四(4-甲基苯基)硼酸鹽及四苯基鏻(4-氟苯基)硼酸鹽。 Examples of the phosphine-based curing agent include triphenylphosphine, tetraphenylphosphonium tetraphenylborate, tetraphenylphosphonium tetrakis(4-methylphenyl)borate, and tetraphenylphosphonium (4-fluorophenyl)borate. salt.

膦系硬化劑之含量,相對於(a)成分100質量份,較佳為0.1~10質量份,更佳為0.1~5質量份。膦系硬化劑之含量為0.1質量份以上時,有提高硬化性之傾向,為10質量份以下時,在形成金屬接合之前接著劑組成物不會硬化,有不易產生連接不良之傾向。 The content of the phosphine-based curing agent is preferably 0.1 to 10 parts by mass, more preferably 0.1 to 5 parts by mass, per 100 parts by mass of the component (a). When the content of the phosphine-based curing agent is 0.1 part by mass or more, the curing property tends to be improved. When the content is 10 parts by mass or less, the adhesive composition does not harden before the metal bonding is formed, and the connection failure tends to be less likely to occur.

苯酚樹脂系硬化劑、酸酐系硬化劑、及胺系硬化劑可分別單獨使用一種或以兩種以上之混合物使用。咪唑系硬化劑及膦系硬化劑可各別單獨使用,亦可與苯酚樹脂系硬化劑、酸酐系硬化劑或胺系硬化劑一起使用。 The phenol resin-based curing agent, the acid anhydride-based curing agent, and the amine-based curing agent may be used alone or in combination of two or more. The imidazole-based curing agent and the phosphine-based curing agent may be used singly or in combination with a phenol resin-based curing agent, an acid anhydride-based curing agent, or an amine-based curing agent.

當接著劑組成物含有苯酚樹脂系硬化劑、酸酐系硬化劑、或胺系硬化劑作為(b)成分時,會顯示出可去除硬化膜之助焊活性,可更加提高連接可靠度。 When the adhesive composition contains a phenol resin-based curing agent, an acid anhydride-based curing agent, or an amine-based curing agent as the component (b), the fluxing activity of the cured film can be removed, and the connection reliability can be further improved.

(c)成分:丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料 (c) component: an acrylic surface-treated filler or a filler having a group represented by the above formula (1)

作為(c)成分,只要是經具有以上述通式(1)所表示之基團之化合物表面處理之填料則無特別限制,可使用例如使絕緣性無機填料、晶鬚、及樹脂填料經表面處理者。亦即,可使用具有以上述通式(1)所表示之基團之填料作為(c)成分。 The component (c) is not particularly limited as long as it is a surface-treated filler having a group represented by the above formula (1), and for example, an insulating inorganic filler, whiskers, and a resin filler may be used. Processor. That is, a filler having a group represented by the above formula (1) can be used as the component (c).

此處,於式(1)中,R1表示氫原子或碳數1或2之烷基,較佳為氫原子、甲基或乙基。R1之碳數愈增加則體積愈大,當碳數超過2時會有反應性下降之傾向。R2表示碳數1~30之伸烷基,較佳為碳數1~15之伸烷基。當R2之碳數超過30時,會有難以對填料進行表面處理之傾向。 Here, in the formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, preferably a hydrogen atom, a methyl group or an ethyl group. The larger the carbon number of R 1 is, the larger the volume is. When the carbon number exceeds 2, the reactivity tends to decrease. R 2 represents an alkylene group having 1 to 30 carbon atoms, preferably an alkylene group having 1 to 15 carbon atoms. When the carbon number of R 2 exceeds 30, there is a tendency that it is difficult to surface-treat the filler.

(c)成分於填料表面上是否具有以上述通式(1)所表示之基團,可例如藉由以下方法確認。 Whether or not the component (c) has a group represented by the above formula (1) on the surface of the filler can be confirmed, for example, by the following method.

將本實施形態之接著劑組成物加熱,使用氣相層析儀(例如島津公司製造,製品名「GC-17A」)測定產生之甲醇。由該甲醇之量,可確認具有存在於填料表面之以上述通式(1)所表示之基團。於該情況下,同樣地測定不含(C)成分之接著劑組成物之甲醇量作為參考。 The adhesive composition of the present embodiment is heated, and the produced methanol is measured using a gas chromatograph (for example, manufactured by Shimadzu Corporation, product name "GC-17A"). From the amount of the methanol, it was confirmed that the group represented by the above formula (1) was present on the surface of the filler. In this case, the amount of methanol of the adhesive composition containing no component (C) was measured in the same manner as a reference.

作為絕緣性無機填料,可列舉例如玻璃、二氧化矽、氧化鋁、氧化鈦、碳黑、雲母、及氮化硼,較佳為二氧化矽、氧化鋁、氧化鈦及氮化硼,更佳為二氧化矽、氧化鋁及氮化硼。作為晶鬚,可列舉例如硼酸鋁、鈦酸鋁、氧化鋅、矽酸鈣、硫酸鎂、及氮化硼。作為樹脂填料,可列舉聚胺基甲酸酯、聚醯亞胺。該等填料及晶鬚可單獨使用或以兩種以上之混合物使用。填料之形狀、粒徑及調配量並無特別限制。亦 可使用微細之奈米二氧化矽。於該等填料中,二氧化矽填料由於其表面處理之簡易性及與樹脂成分之相溶性較好,故為較佳。 Examples of the insulating inorganic filler include glass, cerium oxide, aluminum oxide, titanium oxide, carbon black, mica, and boron nitride, preferably cerium oxide, aluminum oxide, titanium oxide, and boron nitride. It is cerium oxide, aluminum oxide and boron nitride. Examples of the whisker include aluminum borate, aluminum titanate, zinc oxide, calcium citrate, magnesium sulfate, and boron nitride. Examples of the resin filler include polyurethanes and polyimines. These fillers and whiskers may be used singly or in combination of two or more. The shape, particle size and blending amount of the filler are not particularly limited. also Fine nano cerium oxide can be used. Among these fillers, the cerium oxide filler is preferred because of its ease of surface treatment and compatibility with a resin component.

作為(c)成分,可使用經以上述通式(2)所表示之化合物表面處理之填料。具體而言,可使用經式(2)中R1為氫原子之丙烯酸系化合物表面處理之二氧化矽填料、經式(2)中R1為甲基之甲基丙烯酸系化合物表面處理之二氧化矽填料、以及經式(2)中R1為乙基之乙基丙烯酸系化合物表面處理之二氧化矽填料。就與半導體接著劑中所含樹脂成分或半導體基板表面之反應性或形成鍵結之觀點而言,上述式(2)中,R1較佳為體積不大之基團,R1為氫原子或碳數1或2之烷基,較佳為氫原子、甲基或乙基。R1之碳數愈增加則體積愈大,當碳數超過2時會有反應性降低之傾向。亦即,可使用經丙烯酸系化合物、甲基丙烯酸系化合物或乙基丙烯酸系化合物表面處理之二氧化矽填料作為(c)成分。 As the component (c), a filler surface-treated with the compound represented by the above formula (2) can be used. Specifically, a cerium oxide filler surface-treated with an acrylic compound in which R 1 is a hydrogen atom in the formula (2), and a surface treatment of a methacrylic compound in which R 1 is a methyl group in the formula (2) can be used. The cerium oxide filler and the cerium oxide filler surface-treated with an ethyl acrylate compound in which R 1 is an ethyl group in the formula (2). From the viewpoint of reactivity or formation of a bond with a resin component or a surface of a semiconductor substrate contained in the semiconductor adhesive, in the above formula (2), R 1 is preferably a group having a small volume, and R 1 is a hydrogen atom. Or an alkyl group having 1 or 2 carbon atoms, preferably a hydrogen atom, a methyl group or an ethyl group. The larger the carbon number of R 1 is, the larger the volume is. When the carbon number exceeds 2, the reactivity tends to decrease. That is, a ceria filler surface-treated with an acrylic compound, a methacrylic compound or an ethacrylic compound can be used as the component (c).

上述通式(1)或(2)中,R2表示碳數1~30之伸烷基,且就揮發成分較少之觀點而言較佳為碳數1~15之伸烷基。式(2)中,R3表示碳數1~30之烷基,可依據表面處理之容易性而適當選擇。當R3之碳數為30以下時,會有容易對填料進行表面處理之傾向。 In the above formula (1) or (2), R 2 represents an alkylene group having 1 to 30 carbon atoms, and is preferably an alkylene group having 1 to 15 carbon atoms from the viewpoint of a small amount of a volatile component. In the formula (2), R 3 represents an alkyl group having 1 to 30 carbon atoms, and can be appropriately selected depending on the easiness of surface treatment. When the carbon number of R 3 is 30 or less, there is a tendency that the filler is easily surface-treated.

(c)成分之形狀、粒徑只要依據接著劑組成物之用途適當設定即可,並無特別限制。 The shape and particle diameter of the component (c) are not particularly limited as long as they are appropriately set depending on the use of the adhesive composition.

(c)成分之平均粒徑在填料形狀為球形時,平均粒徑較佳為2μm以下,於進一步窄間距化、窄間隙化之封裝 中,為了避免因疊印(trapping)而造成之可靠度下降,較佳為1.5μm以下,特佳為1.0μm以下。又,其下限就操作性之觀點而言,較佳為0.005μm以上,特佳為0.01μm以下。 When the average particle diameter of the component (c) is spherical, the average particle diameter is preferably 2 μm or less, and the package has a narrower pitch and a narrower gap. In order to avoid a decrease in reliability due to trapping, it is preferably 1.5 μm or less, and particularly preferably 1.0 μm or less. Moreover, the lower limit is preferably 0.005 μm or more, and particularly preferably 0.01 μm or less from the viewpoint of workability.

(c)成分之調配量以接著劑組成物之固體成分全部為基準,較佳為5~80質量%,更佳為10~70質量%。為5質量%以上時會有容易較強地發揮接著力提高之傾向,為80質量%以下時黏度容易調整,不易造成接著劑組成物之流動性下降或填料朝連接部之咬入(疊印),有連接可靠度提高之傾向。 The amount of the component (c) is preferably from 5 to 80% by mass, and more preferably from 10 to 70% by mass based on the total of the solid content of the adhesive composition. When the amount is 5% by mass or more, the adhesion tends to be increased. When the content is 80% by mass or less, the viscosity is easily adjusted, and the fluidity of the adhesive composition is not easily lowered or the filler is bitten toward the joint (overprint). There is a tendency to improve the reliability of the connection.

又,若矽烷偶合劑未預先與填料進行表面處理,而是作為接著劑組成物之構成成分添加,在系統中進行表面處理時,會產生甲醇等,而成為在高溫製程時產生氣泡的原因。 Further, when the decane coupling agent is not surface-treated with the filler in advance, it is added as a constituent component of the adhesive composition, and when surface treatment is performed in the system, methanol or the like is generated, which causes bubbles to be generated during the high-temperature process.

藉由提高接著劑組成物在260℃附近之吸濕後之接著力,及提高在260℃附近之彈性率,可提高耐回焊性,防止回焊後之剝離或連接不良。 By improving the adhesion of the adhesive composition after moisture absorption at around 260 ° C and increasing the elastic modulus at around 260 ° C, the reflow resistance can be improved, and peeling or poor connection after reflow can be prevented.

(d)成分:重量平均分子量10000以上之高分子成分 (d) component: a polymer component having a weight average molecular weight of 10,000 or more

作為(d)成分,可列舉例如苯氧樹脂、聚醯亞胺樹脂、聚醯胺樹脂、聚碳二醯亞胺樹脂、氰酸酯樹脂、丙烯酸樹脂、聚酯樹脂、聚乙烯樹脂、聚醚碸樹脂、聚醚醯亞胺樹脂、聚乙烯縮醛樹脂、胺基甲酸酯樹脂及丙烯酸橡膠。該等物質中,就耐熱性及薄膜成形性優異之觀點而言,較佳為苯氧樹脂、聚醯亞胺樹脂、丙烯酸橡膠、氰酸酯樹脂及聚碳二醯亞胺樹脂,更佳為苯氧樹脂、聚醯亞胺樹脂及丙烯酸橡膠。該等之 (d)成分可單獨使用或以兩種以上之混合物或共聚物使用。但,(d)成分不包含作為(a)成分的環氧樹脂。 Examples of the component (d) include a phenoxy resin, a polyimide resin, a polyamide resin, a polycarbodiimide resin, a cyanate resin, an acrylic resin, a polyester resin, a polyethylene resin, and a polyether. Anthracene resin, polyether quinone imide resin, polyvinyl acetal resin, urethane resin and acrylic rubber. Among these, from the viewpoint of excellent heat resistance and film formability, a phenoxy resin, a polyimide resin, an acrylic rubber, a cyanate resin, and a polycarbodiimide resin are preferable. Phenoxy resin, polyimide resin and acrylic rubber. Such The component (d) may be used singly or in combination of two or more. However, the component (d) does not contain an epoxy resin as the component (a).

上述苯氧樹脂、聚醯亞胺樹脂等高分子成分可使用市售品,亦可使用合成者。 A commercially available product may be used as the polymer component such as the phenoxy resin or the polyimide resin, and a synthesizer may be used.

聚醯亞胺樹脂可例如藉由習知方法使四羧酸二酐與二胺進行縮合反應而獲得。更具體而言,可在有機溶劑中混合等莫耳或大致等莫耳之四羧酸二酐及二胺(各成分之添加順序為任意),並將反應溫度設定在80℃以下,較佳為0~60℃,以進行加成反應。又,為了抑制接著劑組成物之諸特性之降低,較佳為以乙酸酐對上述之四羧酸二酐進行再結晶純化處理。 The polyimine resin can be obtained, for example, by a condensation reaction of a tetracarboxylic dianhydride with a diamine by a conventional method. More specifically, it is preferable to mix a molar or substantially equimolar tetracarboxylic dianhydride and a diamine in an organic solvent (the order of addition of each component is arbitrary), and the reaction temperature is set to 80 ° C or lower, preferably. It is 0 to 60 ° C for the addition reaction. Further, in order to suppress the deterioration of the properties of the adhesive composition, it is preferred to subject the above tetracarboxylic dianhydride to recrystallization purification treatment with acetic anhydride.

隨著上述加成反應進行,反應液之黏度緩慢上升,生成作為聚醯亞胺的前驅物之聚醯胺酸。聚醯亞胺樹脂可藉由使上述聚醯胺酸脫水閉環而獲得。脫水閉環可藉由加熱處理之熱閉環法,或使用脫水劑之化學閉環法來進行。上述聚醯胺酸可藉由在50~80℃下加熱解聚來調整其分子量。 As the above addition reaction progresses, the viscosity of the reaction liquid gradually rises to form polyglycine which is a precursor of polyimine. The polyimine resin can be obtained by dehydrating and ring-closing the above polyamic acid. The dehydration ring closure can be carried out by a thermal closed loop process by heat treatment or a chemical ring closure process using a dehydrating agent. The above polylysine can be adjusted in molecular weight by depolymerization by heating at 50 to 80 °C.

作為聚醯亞胺樹脂之原料使用之四羧酸二酐並無特別限制,可列舉例如均苯四羧酸二酐、3,3’,4,4’-聯苯四羧酸二酐、2,2’,3,3’-聯苯四羧酸二酐、2,2-雙(3,4-二羧基苯基)丙烷二酐、2,2-雙(2,3-二羧基苯基)丙烷二酐、1,1-雙(2,3-二羧基苯基)乙烷二酐、1,1-雙(3,4-二羧基苯基)乙烷二酐、雙(2,3-二羧基苯基)甲烷二酐、雙(3,4-二羧基苯基)甲烷二酐、雙(3,4-二羧基苯基)碸二酐、3,4,9,10-苝四羧酸二酐、雙(3,4-二羧基苯基)醚二酐、苯-1,2,3,4-四羧酸二酐、3,4,3’,4’- 二苯甲酮四羧酸二酐、2,3,2’,3’-二苯甲酮四羧酸二酐、3,3,3’,4’-二苯甲酮四羧酸二酐、1,2,5,6-萘四羧酸二酐、1,4,5,8-萘四羧酸二酐、2,3,6,7-萘四羧酸二酐、1,2,4,5-萘四羧酸二酐、2,6-二氯萘-1,4,5,8-四羧酸二酐、2,7-二氯萘-1,4,5,8-四羧酸二酐、2,3,6,7-四氯萘二-1,4,5,8-四羧酸二酐、菲-1,8,9,10-四羧酸二酐、吡嗪-2,3,5,6-四羧酸二酐、噻吩-2,3,5,6-四羧酸二酐、2,3,3’,4’-聯苯四羧酸二酐、3,4,3’,4’-聯苯四羧酸二酐、2,3,2’,3’-聯苯四羧酸二酐、雙(3,4-二羧基苯基)二甲基矽烷二酐、雙(3,4-二羧基苯基)甲基苯基矽烷二酐、雙(3,4-二羧基苯基)二苯基矽烷二酐、1,4-雙(3,4-二羧基苯基二甲基矽烷基)苯二酐、1,3-雙(3,4-二羧基苯基)-1,1,3,3-四甲基二環己烷二酐、對-伸苯基雙(偏苯三酸酐)、伸乙基四羧酸二酐、1,2,3,4-丁烷四羧酸二酐、十氫萘-1,4,5,8-四羧酸二酐、4,8-二甲基-1,2,3,5,6,7-六氫萘-1,2,5,6-四羧酸二酐、環戊烷-1,2,3,4-四羧酸二酐、吡咯啶-2,3,4,5-四羧酸二酐、1,2,3,4-環丁烷四羧酸二酐、雙(外-雙環[2,2,1]庚烷-2,3-二羧酸二酐、雙環-[2,2,2]-辛-7-烯-2,3,5,6-四羧酸二酐、2,2-雙(3,4-二羧基苯基)丙烷二酐、2,2-雙[4-(3,4-二羧基苯基)苯基]丙烷二酐、2,2-雙(3,4-二羧基苯基)六氟丙烷二酐、2,2-雙[4-(3,4-二羧基苯基)苯基]六丙烷二酐、4,4’-雙(3,4-二羧基苯氧基)二苯基硫醚二酐、1,4-雙(2-羥基六氟異丙基)苯雙(偏苯三酸酐)、1,3-雙(2-羥基六氟異丙基)苯雙(偏苯三酸酐)、5-(2,5-二酮基四氫呋喃基)-3-甲基-3-環己烷-1,2-二羧酸二酐、四氫呋喃-2,3,4,5-四羧酸二酐、以下述通式(I)所表示 之四羧酸二酐、及以下述通式(II)所表示之四羧酸二酐。 The tetracarboxylic dianhydride used as a raw material of the polyimide resin is not particularly limited, and examples thereof include pyromellitic dianhydride and 3,3',4,4'-biphenyltetracarboxylic dianhydride, and 2 , 2',3,3'-biphenyltetracarboxylic dianhydride, 2,2-bis(3,4-dicarboxyphenyl)propane dianhydride, 2,2-bis(2,3-dicarboxyphenyl) Propane dianhydride, 1,1-bis(2,3-dicarboxyphenyl)ethane dianhydride, 1,1-bis(3,4-dicarboxyphenyl)ethane dianhydride, double (2,3) -dicarboxyphenyl)methane dianhydride, bis(3,4-dicarboxyphenyl)methane dianhydride, bis(3,4-dicarboxyphenyl)ruthenic anhydride, 3,4,9,10-anthracene Carboxylic dianhydride, bis(3,4-dicarboxyphenyl)ether dianhydride, benzene-1,2,3,4-tetracarboxylic dianhydride, 3,4,3',4'- Benzophenone tetracarboxylic dianhydride, 2,3,2',3'-benzophenonetetracarboxylic dianhydride, 3,3,3',4'-benzophenonetetracarboxylic dianhydride, 1,2,5,6-naphthalenetetracarboxylic dianhydride, 1,4,5,8-naphthalenetetracarboxylic dianhydride, 2,3,6,7-naphthalenetetracarboxylic dianhydride, 1,2,4 , 5-naphthalenetetracarboxylic dianhydride, 2,6-dichloronaphthalene-1,4,5,8-tetracarboxylic dianhydride, 2,7-dichloronaphthalene-1,4,5,8-tetracarboxylic acid Acid dianhydride, 2,3,6,7-tetrachloronaphthalene di-1,4,5,8-tetracarboxylic dianhydride, phenanthrene-1,8,9,10-tetracarboxylic dianhydride, pyrazine- 2,3,5,6-tetracarboxylic dianhydride, thiophene-2,3,5,6-tetracarboxylic dianhydride, 2,3,3',4'-biphenyltetracarboxylic dianhydride, 3, 4,3',4'-biphenyltetracarboxylic dianhydride, 2,3,2',3'-biphenyltetracarboxylic dianhydride, bis(3,4-dicarboxyphenyl)dimethyl decane II Anhydride, bis(3,4-dicarboxyphenyl)methylphenyldecane dianhydride, bis(3,4-dicarboxyphenyl)diphenyldecane dianhydride, 1,4-bis(3,4-di Carboxyphenyl dimethyl decyl benzene phthalic anhydride, 1,3-bis(3,4-dicarboxyphenyl)-1,1,3,3-tetramethyldicyclohexane dianhydride, p-extension Phenyl bis(trimellitic anhydride), ethyltetracarboxylic dianhydride, 1,2,3,4-butanetetracarboxylic dianhydride, decalin-1,4,5,8-tetracarboxylic dianhydride, 4,8-dimethyl-1,2,3,5,6,7 - hexahydronaphthalene-1,2,5,6-tetracarboxylic dianhydride, cyclopentane-1,2,3,4-tetracarboxylic dianhydride, pyrrolidine-2,3,4,5-tetracarboxylate Acid dianhydride, 1,2,3,4-cyclobutane tetracarboxylic dianhydride, bis(exo-bicyclo[2,2,1]heptane-2,3-dicarboxylic dianhydride, bicyclo-[2 , 2,2]-oct-7-ene-2,3,5,6-tetracarboxylic dianhydride, 2,2-bis(3,4-dicarboxyphenyl)propane dianhydride, 2,2-double [4-(3,4-Dicarboxyphenyl)phenyl]propane dianhydride, 2,2-bis(3,4-dicarboxyphenyl)hexafluoropropane dianhydride, 2,2-bis[4-( 3,4-Dicarboxyphenyl)phenyl]hexapropane dianhydride, 4,4'-bis(3,4-dicarboxyphenoxy)diphenyl sulfide dianhydride, 1,4-bis(2- Hydroxy hexafluoroisopropyl) benzene bis(trimellitic anhydride), 1,3-bis(2-hydroxyhexafluoroisopropyl)benzene bis(trimellitic anhydride), 5-(2,5-dionetetrahydrofuranyl)-3- Methyl-3-cyclohexane-1,2-dicarboxylic dianhydride, tetrahydrofuran-2,3,4,5-tetracarboxylic dianhydride, represented by the following formula (I) The tetracarboxylic dianhydride and the tetracarboxylic dianhydride represented by the following formula (II).

式(I)中,a表示2~20之整數。 In the formula (I), a represents an integer of 2-20.

以上述通式(I)所表示之四羧酸二酐可由偏苯三酸酐單氯化物及對應之二元醇合成,具體而言,可列舉1,2-(伸乙基)雙(偏苯三酸酐)、1,3-(三亞甲基)雙(偏苯三酸酐)、1,4-(四亞甲基)雙(偏苯三酸酐)、1,5-(五亞甲基)雙(偏苯三酸酐)、1,6-(六亞甲基)雙(偏苯三酸酐)、1,7-(七亞甲基)雙(偏苯三酸酐)、1,8-(八亞甲基)雙(偏苯三酸酐)、1,9-(九亞甲基)雙(偏苯三酸酐)、1,10-(十亞甲基)雙(偏苯三酸酐)、1,12-(十二亞甲基)雙(偏苯三酸酐)、1,16-(十六亞甲基)雙(偏苯三酸酐)及1,18-(十八亞甲基)雙(偏苯三酸酐)。 The tetracarboxylic dianhydride represented by the above formula (I) can be synthesized from trimellitic anhydride monochloride and a corresponding diol, and specific examples thereof include 1,2-(extended ethyl)bis(trimellitic anhydride) and 1, 3-(trimethylene)bis(trimellitic anhydride), 1,4-(tetramethylene)bis(trimellitic anhydride), 1,5-(pentamethylene)bis(trimellitic anhydride), 1,6-(hexamethylene Bis(trimellitic anhydride), 1,7-(heptylene)bis(trimellitic anhydride), 1,8-(octamethylene)bis(trimellitic anhydride), 1,9-(nonamethylene)bis (trimellitic anhydride) , 1,10-(decamethylene)bis(trimellitic anhydride), 1,12-(dodecyl)bis(trimellitic anhydride), 1,16-(hexamethylene)bis(trimellitic anhydride) and 1 , 18-(octadecyl) bis (trimellitic anhydride).

作為四羧酸二酐,就可賦予優異之耐濕可靠度之觀點而言,較佳為以上述式(II)所表示之四羧酸二酐。上述四 羧酸二酐可單獨使用或組合兩種以上使用。 The tetracarboxylic dianhydride represented by the above formula (II) is preferred from the viewpoint of imparting excellent moisture resistance reliability to the tetracarboxylic dianhydride. Above four The carboxylic acid dianhydride may be used singly or in combination of two or more.

以上述式(II)所表示之四羧酸二酐之含量相對於全部四羧酸二酐較佳為40莫耳%以上,更佳為50莫耳%以上,又更佳為70莫耳%以上。含量為40莫耳%以上時,有容易充分地確保藉由使用以上述式(II)所表示之羧酸二酐所獲得之耐濕可靠度效果之傾向。 The content of the tetracarboxylic dianhydride represented by the above formula (II) is preferably 40 mol% or more, more preferably 50 mol% or more, and still more preferably 70 mol% based on the total tetracarboxylic dianhydride. the above. When the content is 40% by mole or more, the moisture resistance reliability effect obtained by using the carboxylic acid dianhydride represented by the above formula (II) tends to be sufficiently ensured.

作為上述聚醯亞胺樹脂之原料所使用之二胺並無特別限制,可列舉例如鄰-苯二胺、間-苯二胺、對-苯二胺、3,3’-二胺基二苯基醚、3,4’-二胺基二苯基醚、4,4’-二胺基二苯基醚、3,3’-二胺基二苯基甲烷、3,4’-二胺基二苯基甲烷、4,4’-二胺基二苯基醚甲烷、雙(4-胺基-3,5-二甲基苯基)甲烷、雙(4-胺基-3,5-二異丙基苯基)甲烷、3,3’-二胺基二苯基二氟甲烷、3,4’-二胺基二苯基二氟甲烷、4,4’-二胺基二苯基二氟甲烷、3,3’-二胺基二苯基碸、3,4’-二胺基二苯基碸、4,4’-二胺基二苯基碸、3,3’-二胺基二苯基硫醚、3,4’-二胺基二苯基硫醚、4,4’-二胺基二苯基硫醚、3,3’-二胺基二苯基酮、3,4’-二胺基二苯基酮、4,4’-二胺基二苯基酮、2,2-雙(3-胺基苯基)丙烷、2,2’-(3,4’-二胺基二苯基)丙烷、2,2-雙(4-胺基苯基)丙烷、2,2-雙(3-胺基苯基)六氟丙烷、2,2-(3,4’-二胺基二苯基)六氟丙烷、2,2-雙(4-胺基苯基)六氟丙烷、1,3-雙(3-胺基苯氧基)苯、1,4-雙(3-胺基苯氧基)苯、1,4-雙(4-胺基苯氧基)苯、3,3’-(1,4-伸苯基雙(1-甲基亞乙基))雙苯胺、3,4’-(1,4-伸苯基雙(1-甲基亞乙基))雙苯胺、4,4’-(1,4-伸苯基雙(1-甲基亞乙基))雙苯胺、2,2-雙(4-(3- 胺基苯氧基)苯基)丙烷、2,2-雙(4-(3-胺基苯氧基)苯基)六氟丙烷、2,2-雙(4-(4-胺基苯氧基)苯基)六氟丙烷、雙(4-(3-胺基苯氧基)苯基)硫醚、雙(4-(4-胺基苯氧基)苯基)硫醚、雙(4-(3-胺基苯氧基)苯基)碸、雙(4-(4-胺基苯氧基)苯基)碸、3,5-二胺基苯甲酸等芳香族二胺、1,3-雙(胺基甲基)環己烷、2,2-雙(4-胺基苯氧基苯基)丙烷、以下述通式(III)或(IV)所表示之脂肪族醚二胺、以下述通式(V)所表示之脂肪族二胺、及以下述通式(VI)所表示之矽氧烷二胺。 The diamine used as a raw material of the above polyimine resin is not particularly limited, and examples thereof include o-phenylenediamine, m-phenylenediamine, p-phenylenediamine, and 3,3'-diaminodiphenyl. Ether, 3,4'-diaminodiphenyl ether, 4,4'-diaminodiphenyl ether, 3,3'-diaminodiphenylmethane, 3,4'-diamino Diphenylmethane, 4,4'-diaminodiphenyl ether methane, bis(4-amino-3,5-dimethylphenyl)methane, bis(4-amino-3,5-di Isopropylphenyl)methane, 3,3'-diaminodiphenyldifluoromethane, 3,4'-diaminodiphenyldifluoromethane, 4,4'-diaminodiphenyldi Fluoromethane, 3,3'-diaminodiphenylanthracene, 3,4'-diaminodiphenylanthracene, 4,4'-diaminodiphenylanthracene, 3,3'-diamino Diphenyl sulfide, 3,4'-diaminodiphenyl sulfide, 4,4'-diaminodiphenyl sulfide, 3,3'-diaminodiphenyl ketone, 3,4 '-Diaminodiphenyl ketone, 4,4'-diaminodiphenyl ketone, 2,2-bis(3-aminophenyl)propane, 2,2'-(3,4'-di Aminodiphenyl)propane, 2,2-bis(4-aminophenyl)propane, 2,2-bis(3-aminophenyl)hexafluoropropane, 2,2-(3,4'- Diamine Diphenyl)hexafluoropropane, 2,2-bis(4-aminophenyl)hexafluoropropane, 1,3-bis(3-aminophenoxy)benzene, 1,4-bis(3-amine Benzophenoxy)benzene, 1,4-bis(4-aminophenoxy)benzene, 3,3'-(1,4-phenylphenylbis(1-methylethylidene))diphenylamine, 3,4'-(1,4-phenylenebis(1-methylethylidene))diphenylamine, 4,4'-(1,4-phenylenebis(1-methylethylidene) Diphenylamine, 2,2-bis(4-(3- Aminophenoxy)phenyl)propane, 2,2-bis(4-(3-aminophenoxy)phenyl)hexafluoropropane, 2,2-bis(4-(4-aminophenoxy) Phenyl) hexafluoropropane, bis(4-(3-aminophenoxy)phenyl) sulfide, bis(4-(4-aminophenoxy)phenyl) sulfide, bis (4) An aromatic diamine such as -(3-aminophenoxy)phenyl)anthracene, bis(4-(4-aminophenoxy)phenyl)anthracene or 3,5-diaminobenzoic acid; 3-bis(aminomethyl)cyclohexane, 2,2-bis(4-aminophenoxyphenyl)propane, an aliphatic ether diamine represented by the following formula (III) or (IV) An aliphatic diamine represented by the following general formula (V) and a nonoxyalkylene diamine represented by the following general formula (VI).

式(III)中,Q1、Q2及Q3各自獨立表示碳數1~10之伸烷基,b表示1~80之整數。 In the formula (III), Q 1 , Q 2 and Q 3 each independently represent an alkylene group having 1 to 10 carbon atoms, and b represents an integer of 1 to 80.

式(IV)中,Q4、Q5、Q6及Q7各自獨立表示碳數1~10之伸烷基,c、d及e各自獨立表示1~50之整數。 In the formula (IV), Q 4 , Q 5 , Q 6 and Q 7 each independently represent an alkylene group having 1 to 10 carbon atoms, and c, d and e each independently represent an integer of 1 to 50.

式(V)中,f表示5~20之整數。 In the formula (V), f represents an integer of 5-20.

式(VI)中,Q8及Q13各自獨立表示碳數1~5之伸烷基或可具有取代基之伸苯基,Q9、Q10、Q11及Q12各自獨立表示碳數1~5之烷基、苯基或苯氧基,g表示1~5之整數。 In the formula (VI), Q 8 and Q 13 each independently represent an alkylene group having 1 to 5 carbon atoms or a phenyl group which may have a substituent, and Q 9 , Q 10 , Q 11 and Q 12 each independently represent a carbon number of 1 ~5 alkyl, phenyl or phenoxy, g represents an integer from 1 to 5.

該等化合物中,就可賦予低應力性、低溫層合性及低溫接著性之觀點而言,較佳為以上述通式(III)、(IV)或(V)所表示之二胺,就可賦予低吸水性及低吸濕性之觀點而言,較佳為以上述通式(VI)所表示之二胺。該等二胺可單獨使用或組合兩種以上使用。 Among these compounds, a diamine represented by the above formula (III), (IV) or (V) is preferred from the viewpoint of imparting low stress, low-temperature lamination property and low-temperature adhesion. From the viewpoint of imparting low water absorbability and low hygroscopicity, a diamine represented by the above formula (VI) is preferred. These diamines may be used singly or in combination of two or more.

以上述通式(III)或(IV)所表示之脂肪族醚二胺之含量較佳為全部二胺之1~50莫耳%,以上述通式(V)所表示之脂肪族二胺之含量較佳為全部二胺之20~80莫耳%,以上述通式(VI)所表示之矽氧烷二胺之含量較佳為全部二胺之20~80莫耳%。當在上述含量範圍內時,有低溫層合性及低吸水性之賦予效果變大之傾向。 The content of the aliphatic ether diamine represented by the above formula (III) or (IV) is preferably from 1 to 50 mol% of the total diamine, and the aliphatic diamine represented by the above formula (V) The content is preferably from 20 to 80 mol% of the total diamine, and the content of the nonoxyldiamine represented by the above formula (VI) is preferably from 20 to 80 mol% of the total diamine. When it is in the above content range, the effect of imparting low-temperature lamination property and low water absorption property tends to be large.

又,作為以上述通式(III)所表示之脂肪族醚二胺,具體而言可列舉下述式(III-1)~(III-5)之脂肪族醚二胺。又,通式(III-4)及(III-5)中,n表示1以上之整數。 Further, specific examples of the aliphatic ether diamine represented by the above formula (III) include aliphatic ether diamines of the following formulas (III-1) to (III-5). Further, in the general formulae (III-4) and (III-5), n represents an integer of 1 or more.

以上述通式(III-4)所表示之脂肪族醚二胺之重量平均分子量較佳為例如350、750、1100或2100。又,以上述通式(III-5)所表示之脂肪族醚二胺之重量平均分子量較佳為例如230、400或2000。 The weight average molecular weight of the aliphatic ether diamine represented by the above formula (III-4) is preferably, for example, 350, 750, 1100 or 2100. Further, the weight average molecular weight of the aliphatic ether diamine represented by the above formula (III-5) is preferably, for example, 230, 400 or 2,000.

上述脂肪族醚二胺中,就可確保低溫層合性及對附有有機阻障之基板之良好接著性之觀點而言,較佳為分別以上述通式(IV)、下述通式(VII)、(VIII)或(IX)表示之脂肪族醚二胺。 In the above aliphatic ether diamine, from the viewpoint of ensuring low-temperature lamination property and good adhesion to a substrate having an organic barrier, it is preferred to respectively use the above formula (IV) and the following formula ( An aliphatic ether diamine represented by VII), (VIII) or (IX).

式(VII)中,h表示2~80之整數,較佳為2~70。 In the formula (VII), h represents an integer of 2 to 80, preferably 2 to 70.

式(VIII)中,c、d及e表示1~50之整數,較佳為2~40。 In the formula (VIII), c, d and e represent an integer of from 1 to 50, preferably from 2 to 40.

式(IX)中,j及k各自獨立表示1~70之整數。 In the formula (IX), j and k each independently represent an integer of 1 to 70.

作為以上述通式(VII)所表示之脂肪族醚二胺,具體而言可列舉Suntechno Chemical(股)所製造之Jeffamine D-230、D-400、D-2000及D-4000,BASF所製造之聚醚胺D-230、D-400及D-2000,作為以上述通式(VIII)所表示之脂肪族醚二胺,具體而言可列舉Suntechno Chemical(股)所製造之Jeffamine ED-600、ED-900、ED-2001,作為以上述式(IX)所表示之脂肪族醚二胺,可列舉Suntechno Chemical(股)所製造之Jeffamine EDR-148。 Specific examples of the aliphatic ether diamine represented by the above formula (VII) include Jeffamine D-230, D-400, D-2000 and D-4000 manufactured by Suntechno Chemical Co., Ltd., manufactured by BASF. The polyetheramines D-230, D-400, and D-2000, as the aliphatic ether diamine represented by the above formula (VIII), specifically, Jeffamine ED-600 manufactured by Suntechno Chemical Co., Ltd. ED-900 and ED-2001, as the aliphatic ether diamine represented by the above formula (IX), Jeffamine EDR-148 manufactured by Suntechno Chemical Co., Ltd. may be mentioned.

作為以上述通式(V)所表示之脂肪族二胺,可列舉例如1,2-二胺基乙烷、1,3-二胺基丙烷、1,4-二胺基丁烷、1,5-二胺基戊烷、1,6-二胺基己烷、1,7-二胺基庚烷、1,8-二胺基辛烷、1,9-二胺基壬烷、1,10-二胺基癸烷、1,11-二胺基十一烷、1,12-二胺基十二烷、及1,2-二胺基環己烷。該等化合物中,較佳為1,9-二胺基壬烷、1,10-二胺基癸烷、1,11-二胺基十一烷、及1,12-二胺基十二烷。 Examples of the aliphatic diamine represented by the above formula (V) include 1,2-diaminoethane, 1,3-diaminopropane, 1,4-diaminobutane, and 1, 5-diaminopentane, 1,6-diaminohexane, 1,7-diaminoheptane, 1,8-diaminooctane, 1,9-diaminodecane, 1, 10-Diaminodecane, 1,11-diaminoundecane, 1,12-diaminododecane, and 1,2-diaminocyclohexane. Among these compounds, preferred are 1,9-diaminodecane, 1,10-diaminodecane, 1,11-diaminoundecane, and 1,12-diaminododecane. .

作為以上述通式(VI)所表示之矽氧烷二胺,當通式(VI)中之g為1時,可列舉1,1,3,3-四甲基-1,3-雙(4-胺基苯基)二矽氧烷、1,1,3,3-四苯氧基-1,3-雙(4-胺基乙基) 二矽氧烷、1,1,3,3-四苯基-1,3-雙(2-胺基乙基)二矽氧烷、1,1,3,3-四苯基-1,3-雙(3-胺基丙基)二矽氧烷、1,1,3,3-四甲基-1,3-雙(2-胺基乙基)二矽氧烷、1,1,3,3-四甲基-1,3-雙(3-胺基丙基)二矽氧烷、1,1,3,3-四甲基-1,3-雙(3-胺基丁基)二矽氧烷、及1,3-二甲基-1,3-二甲氧基-1,3-雙(4-胺基丁基)二矽氧烷。當g為2時,可列舉1,1,3,3,5,5-六甲基-1,5-雙(4-胺基苯基)三矽氧烷、1,1,5,5-四苯基-3,3-二甲基-1,5-雙(3-胺基丙基)三矽氧烷、1,1,5,5-四苯基-3,3-二甲氧基-1,5-雙(4-胺基丁基)三矽氧烷、1,1,5,5-四苯基-3,3-二甲氧基-1,5-雙(5-胺基戊基)三矽氧烷、1,1,5,5-四甲基-3,3-二甲氧基-1,5-雙(2-胺基乙基)三矽氧烷、1,1,5,5-四甲基-3,3-二甲氧基-1,5-雙(4-胺基丁基)三矽氧烷、1,1,5,5-四甲基-3,3-二甲氧基-1,5-雙(5-胺基戊基)三矽氧烷、1,1,3,3,5,5-六甲基-1,5-雙(3-胺基丙基)三矽氧烷、1,1,3,3,5,5-六乙基-1,5-雙(3-胺基丙基)三矽氧烷、及1,1,3,3,5,5-六丙基-1,5-雙(3-胺基丙基)三矽氧烷。 The dioxane diamine represented by the above formula (VI), when g in the formula (VI) is 1, may be exemplified by 1,1,3,3-tetramethyl-1,3-bis ( 4-aminophenyl)dioxane, 1,1,3,3-tetraphenoxy-1,3-bis(4-aminoethyl) Dioxane, 1,1,3,3-tetraphenyl-1,3-bis(2-aminoethyl)dioxane, 1,1,3,3-tetraphenyl-1,3 - bis(3-aminopropyl)dioxane, 1,1,3,3-tetramethyl-1,3-bis(2-aminoethyl)dioxane, 1,1,3 ,3-tetramethyl-1,3-bis(3-aminopropyl)dioxane, 1,1,3,3-tetramethyl-1,3-bis(3-aminobutyl) Dioxane, and 1,3-dimethyl-1,3-dimethoxy-1,3-bis(4-aminobutyl)dioxane. When g is 2, 1,1,3,3,5,5-hexamethyl-1,5-bis(4-aminophenyl)trioxane, 1,1,5,5- may be mentioned. Tetraphenyl-3,3-dimethyl-1,5-bis(3-aminopropyl)trioxane, 1,1,5,5-tetraphenyl-3,3-dimethoxy -1,5-bis(4-aminobutyl)trioxane, 1,1,5,5-tetraphenyl-3,3-dimethoxy-1,5-bis(5-amino group Pentyl)trioxane, 1,1,5,5-tetramethyl-3,3-dimethoxy-1,5-bis(2-aminoethyl)trioxane, 1,1 ,5,5-tetramethyl-3,3-dimethoxy-1,5-bis(4-aminobutyl)trioxane, 1,1,5,5-tetramethyl-3, 3-dimethoxy-1,5-bis(5-aminopentyl)trioxane, 1,1,3,3,5,5-hexamethyl-1,5-bis(3-amine Propyl)trioxane, 1,1,3,3,5,5-hexaethyl-1,5-bis(3-aminopropyl)trioxane, and 1,1,3, 3,5,5-hexapropyl-1,5-bis(3-aminopropyl)trioxane.

上述聚醯亞胺樹脂可單獨使用或以兩種以上之混合物使用。 The above polyimine resin may be used singly or in combination of two or more.

(d)成分之玻璃轉移溫度(Tg),就接著劑組成物對基板或晶片之貼附性優異之觀點而言,較佳為100℃以下,更佳為85℃以下。當Tg為100℃以下時,形成於半導體晶片上之凸塊、或形成於基板上之電極或配線圖型等凹凸部分可較容易地埋入接著劑組成物中,有不會殘留氣泡而不易產生孔洞的傾向。又,上述Tg係使用DSC(Perkin Elmer公司所製造之DSC-7型),以樣品量10mg、升溫速度10℃/分鐘、 測定氛圍:空氣之條件所測定之Tg。 The glass transition temperature (Tg) of the component (d) is preferably 100 ° C or less, and more preferably 85 ° C or less from the viewpoint of excellent adhesion of the adhesive composition to the substrate or the wafer. When the Tg is 100 ° C or less, the bump formed on the semiconductor wafer or the uneven portion such as the electrode or the wiring pattern formed on the substrate can be easily buried in the adhesive composition, and the bubble does not remain easily. The tendency to create holes. Further, the above Tg system was DSC (DSC-7 type manufactured by Perkin Elmer Co., Ltd.), and the sample amount was 10 mg, and the temperature increase rate was 10 ° C/min. Determination of atmosphere: Tg as determined by air conditions.

(d)成分之重量平均分子量以聚苯乙烯換算為10000以上,但為能單獨地顯示良好之薄膜形成性,較佳為30000以上,更佳為40000以上,又更佳為50000以上。當重量平均分子量為10000以上時,有薄膜形成性及耐熱性提高之傾向。又,於本發明說明中,所謂重量平均分子量意指使用高速液相層析儀(例如,島津製作所製造,製品名「C-R4A」),以聚苯乙烯換算所測定之重量平均分子量。 The weight average molecular weight of the component (d) is 10,000 or more in terms of polystyrene, but it is preferably 30,000 or more, more preferably 40,000 or more, still more preferably 50,000 or more, in order to exhibit good film formability. When the weight average molecular weight is 10,000 or more, film formability and heat resistance tend to be improved. In the description of the present invention, the weight average molecular weight means a weight average molecular weight measured in terms of polystyrene using a high-speed liquid chromatography (for example, manufactured by Shimadzu Corporation, product name "C-R4A").

(d)成分之含量雖無特別限制,但為良好地保持薄膜狀,相對於(a)成分100質量份較佳為1~500質量份,更佳為5~300質量份,又更佳為10~200質量份。若(d)成分之含量為1質量份以上,會有容易獲得薄膜成形性之提高效果之傾向,若為500質量份以下時,會有提高接著劑組成物之硬化性,並提高接著力之傾向。 The content of the component (d) is not particularly limited, but is preferably in the form of a film, and is preferably from 1 to 500 parts by mass, more preferably from 5 to 300 parts by mass, more preferably from 100 to 300 parts by mass, per 100 parts by mass of the component (a). 10 to 200 parts by mass. When the content of the component (d) is 1 part by mass or more, the effect of improving the film formability tends to be easily obtained, and when it is 500 parts by mass or less, the curability of the adhesive composition is improved, and the adhesion is improved. tendency.

(e)成分:助焊活性劑 (e) Ingredients: fluxing active agent

本發明之接著劑組成物中可含有(e)成分,亦即顯示助焊活性(去除氧化物或雜質之活性)之化合物之助焊活性劑。作為助焊活性劑,可列舉如咪唑類或胺類之具有非共用電子對之含氮化合物、羧酸類、苯酚類及醇類。 The adhesive composition of the present invention may contain a component (e), that is, a flux active agent which exhibits a fluxing activity (activity of removing oxides or impurities). Examples of the flux activator include nitrogen-containing compounds having an unshared electron pair such as imidazoles or amines, carboxylic acids, phenols, and alcohols.

該等化合物中,由於羧酸類之助焊活性較強,可與(a)成分之環氧樹脂反應,而不會以游離狀態存在於接著劑組成物之硬化物中,故可防止絕緣可靠度之下降。 Among these compounds, since the carboxylic acid has a strong fluxing activity, it can react with the epoxy resin of the component (a) without being present in a free state in the cured product of the adhesive composition, thereby preventing insulation reliability. The decline.

作為羧酸類,可列舉例如乙酸、丙酸、丁酸、戊酸、己酸、庚酸、辛酸、壬酸、癸酸、十二烷酸、十四烷酸、十 六烷酸、十七烷酸、十八烷酸等脂肪族飽和羧酸;油酸、亞油酸、亞麻酸、花生四烯酸、二十二碳六烯酸、二十碳五烯酸等脂肪族不飽和羧酸;馬來酸、富馬酸、草酸、丙二酸、琥珀酸、戊二酸、己二酸等脂肪族二羧酸;苯甲酸、鄰苯二甲酸、間苯二甲酸、對苯二甲酸、偏苯三酸、均苯三酸(trimesic acid)、連苯三酸(hemimellitic acid)、均苯四酸、戊烷羧酸、苯六甲酸(mellitic acid)等芳香族羧酸。又,作為具有羥基之羧酸,可列舉例如乳酸、蘋果酸、檸檬酸及水楊酸。 Examples of the carboxylic acid include acetic acid, propionic acid, butyric acid, valeric acid, caproic acid, heptanoic acid, caprylic acid, capric acid, capric acid, dodecanoic acid, myristic acid, and ten. An aliphatic saturated carboxylic acid such as hexaic acid, heptadecanoic acid or octadecanoic acid; oleic acid, linoleic acid, linolenic acid, arachidonic acid, docosahexaenoic acid, eicosapentaenoic acid, etc. Aliphatic unsaturated carboxylic acid; aliphatic dicarboxylic acid such as maleic acid, fumaric acid, oxalic acid, malonic acid, succinic acid, glutaric acid, adipic acid; benzoic acid, phthalic acid, isophthalic acid , aromatic carboxylic acid such as terephthalic acid, trimellitic acid, trimesic acid, hemimellitic acid, pyromellitic acid, pentanecarboxylic acid, and mellitic acid acid. Further, examples of the carboxylic acid having a hydroxyl group include lactic acid, malic acid, citric acid, and salicylic acid.

再者,亦可使用在上述芳香族羧酸上有拉電子性或供電子性之取代基,以利用取代基改變芳香族上之羧酸之酸度之芳香族羧酸。雖有羧酸之酸度愈高則愈能提高助焊活性之傾向,但酸度太高時會有絕緣可靠度降低之情況。作為可提高羧酸之酸度之拉電子性取代基,可列舉硝基、氰基、三氟甲基、鹵基及苯基。作為可使羧酸之酸度變弱之供電子性取代基,可列舉甲基、乙基、異丙基、第三丁基、二甲基胺基及三甲基胺基。又,上述取代基之數量或位置只要不降低助焊活性或絕緣可靠度即無特別限制。 Further, an aromatic carboxylic acid having an electron withdrawing or electron-donating substituent on the aromatic carboxylic acid and changing the acidity of the aromatic carboxylic acid by a substituent may be used. Although the higher the acidity of the carboxylic acid, the higher the tendency of the fluxing activity is, the lower the acidity, the lower the insulation reliability. Examples of the electron-donating substituent which can increase the acidity of the carboxylic acid include a nitro group, a cyano group, a trifluoromethyl group, a halogen group, and a phenyl group. Examples of the electron-donating substituent which can weaken the acidity of the carboxylic acid include a methyl group, an ethyl group, an isopropyl group, a tert-butyl group, a dimethylamino group, and a trimethylamino group. Further, the number or position of the above substituents is not particularly limited as long as the fluxing activity or the insulation reliability is not lowered.

(其他成分) (other ingredients)

本實施形態之接著劑組成物除(c)成分以外亦可調配其他填料以控制黏度或硬化物之物性,並抑制連接半導體晶片及基板時之孔洞產生或吸濕率上升。 In addition to the component (c), the adhesive composition of the present embodiment may be formulated with other fillers to control the viscosity or the physical properties of the cured product, and to suppress the occurrence of voids or the moisture absorption rate when the semiconductor wafer and the substrate are joined.

作為填料,可使用絕緣性無機填料、晶鬚或樹脂填料。作為絕緣性無機填料、晶鬚或樹脂填料,可使用與上述(c)成分相同之物質。該等填料、晶鬚及樹脂填料可單獨使 用一種或以兩種以上之混合物使用。填料之形狀、平均粒徑及含量並無特別限制。 As the filler, an insulating inorganic filler, whiskers or a resin filler can be used. As the insulating inorganic filler, the whisker or the resin filler, the same ones as the above component (c) can be used. The fillers, whiskers and resin fillers can be used alone Use one or a mixture of two or more. The shape, average particle diameter and content of the filler are not particularly limited.

再者,本實施形態之接著劑組成物中亦可調配抗氧化劑、矽烷偶合劑、鈦偶合劑、勻化劑、離子捕捉劑等添加劑。該等添加劑可單獨使用一種或組合兩種以上使用。該等添加劑之調配量只要以可展現各添加劑之效果的方式適當調整即可。 Further, an additive such as an antioxidant, a decane coupling agent, a titanium coupling agent, a leveling agent, or an ion trapping agent may be formulated in the adhesive composition of the present embodiment. These additives may be used alone or in combination of two or more. The amount of the additives to be added may be appropriately adjusted so as to exhibit the effect of each additive.

本實施形態之接著劑組成物可形成為薄膜狀。以下教示使用本實施形態之接著劑組成物之薄膜狀接著劑之製作方法。首先,將(a)成分、(b)成分及(c)成分、及視需要添加之(d)成分或(e)成分等加入有機溶劑中,藉由攪拌混合、混練等而溶解或分散,以調製樹脂漆料。隨後,使用刮刀塗佈器、輥塗佈器或塗佈器將樹脂漆料塗佈於施以脫模處理之基材薄膜上,然後藉由加熱去除有機溶劑,藉此於基材薄膜上獲得薄膜狀接著劑。 The adhesive composition of this embodiment can be formed into a film shape. Hereinafter, a method of producing a film-form adhesive using the adhesive composition of the present embodiment will be described. First, the component (a), the component (b), the component (c), and the component (d) or the component (e) to be added as needed are added to an organic solvent, and are dissolved or dispersed by stirring, mixing, or the like. To modulate the resin paint. Subsequently, the resin paint is applied onto the substrate film subjected to the release treatment using a knife coater, a roll coater or an applicator, and then the organic solvent is removed by heating, thereby obtaining on the substrate film. Film-like adhesive.

作為樹脂漆料之調製中使用之有機溶劑,較佳為具有可使各成分均勻溶解或分散之特性者,可列舉例如二甲基甲醯胺、二甲基乙醯胺、N-甲基-2-吡咯烷酮、二甲基亞碸、二乙二醇二甲基醚、甲苯、苯、二甲苯、甲基乙基酮、四氫呋喃、乙基溶纖劑、乙基溶纖劑乙酸酯、丁基溶纖劑、二噁烷、環己酮、及乙酸乙酯。該等有機溶劑可單獨使用或組合兩種以上使用。樹脂漆料調製時之攪拌混合或混練可使用例如攪拌機、擂潰機、三軸輥、球磨機、珠粒研磨機及均質機來進行。 The organic solvent used for the preparation of the resin paint preferably has a property of uniformly dissolving or dispersing each component, and examples thereof include dimethylformamide, dimethylacetamide, and N-methyl- 2-pyrrolidone, dimethyl hydrazine, diethylene glycol dimethyl ether, toluene, benzene, xylene, methyl ethyl ketone, tetrahydrofuran, ethyl cellosolve, ethyl cellosolve acetate, butyl solution Fiber, dioxane, cyclohexanone, and ethyl acetate. These organic solvents may be used singly or in combination of two or more. The stirring or kneading at the time of preparation of the resin paint can be carried out using, for example, a stirrer, a kneader, a triaxial roll, a ball mill, a bead mill, and a homogenizer.

作為基材薄膜,只要是具有可承受有機溶劑揮發時之加熱條件之耐熱性者即無特別限制,可列舉聚丙烯薄膜、聚甲基戊烯薄膜等聚烯烴薄膜、聚對苯二甲酸乙二酯薄膜、聚萘二甲酸乙二酯薄膜等聚酯薄膜、聚醯亞胺薄膜及聚醚醯亞胺薄膜。基材薄膜並不限於由該等薄膜所形成之單層者,亦可為由兩種以上之材料所成之多層薄膜。 The base film is not particularly limited as long as it has heat resistance to the heating conditions in which the organic solvent is volatilized, and examples thereof include a polyolefin film such as a polypropylene film or a polymethylpentene film, and polyethylene terephthalate. A polyester film such as an ester film or a polyethylene naphthalate film, a polyimide film, and a polyether quinone film. The base film is not limited to a single layer formed of the films, and may be a multilayer film composed of two or more materials.

使有機溶劑自塗佈於基材薄膜之樹脂漆料揮發時之乾燥條件較佳為使有機溶劑充分揮發之條件,具體而言較佳為在50~200℃進行0.1~90分鐘之加熱。 The drying condition in which the organic solvent is volatilized from the resin paint applied to the base film is preferably a condition in which the organic solvent is sufficiently volatilized, and specifically, it is preferably heated at 50 to 200 ° C for 0.1 to 90 minutes.

又,本實施形態之接著劑組成物,就提高作業性之觀點而言,亦可以直接旋轉塗佈於晶圓上,並視需要乾燥後將晶圓單片化的方式來使用。 Further, the adhesive composition of the present embodiment can be directly applied by spin coating on a wafer, and dried, and then diced the wafer, from the viewpoint of improving workability.

〈半導體裝置〉 <Semiconductor device>

針對本實施形態之半導體裝置,使用圖1及2說明如下。圖1為顯示本發明之半導體裝置之一實施形態之示意剖面圖。如圖1(a)所示,半導體裝置100具有相互對向之半導體晶片10及基板(電路配線基板)20、分別配置於半導體晶片10及基板20之相互對向之面上之配線15、使半導體晶片10及基板20之配線15相互連接之連接凸塊30、以及無間隙地填充半導體晶片10及基板20間之空隙之接著劑組成物40。半導體晶片10及基板20係藉由配線15及連接凸塊30以覆晶方式連接。配線15及連接凸塊30係利用接著劑組成物40密封而與外部環境隔離。 The semiconductor device of the present embodiment will be described below with reference to Figs. 1 and 2 . BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a schematic cross-sectional view showing an embodiment of a semiconductor device of the present invention. As shown in FIG. 1(a), the semiconductor device 100 has semiconductor wafers 10 and substrates (circuit wiring boards) 20 opposed to each other, and wirings 15 disposed on opposite surfaces of the semiconductor wafer 10 and the substrate 20, respectively. The connection bumps 30 of the semiconductor wafer 10 and the wiring 15 of the substrate 20 are connected to each other, and the adhesive composition 40 which fills the gap between the semiconductor wafer 10 and the substrate 20 without a gap. The semiconductor wafer 10 and the substrate 20 are connected in a flip chip manner by the wiring 15 and the connection bumps 30. The wiring 15 and the connection bumps 30 are sealed by the adhesive composition 40 to be isolated from the external environment.

如圖1(b)所示,半導體裝置200具有相互對向之 半導體晶片10及基板20、分別配置於半導體晶片10及基板20之相互對向之面上之凸塊32、以及無間隙地填充於半導體晶片10及基板20間之空隙之接著劑組成物40。半導體晶片10及基板20係藉由使對向之凸塊32相互連接而以覆晶方式連接。凸塊32係藉由接著劑組成物40密封而與外部環境隔離。 As shown in FIG. 1(b), the semiconductor device 200 has mutual orientation The semiconductor wafer 10 and the substrate 20 are respectively disposed on the bumps 32 on the surfaces of the semiconductor wafer 10 and the substrate 20 facing each other, and the adhesive composition 40 which is filled in the gap between the semiconductor wafer 10 and the substrate 20 without gaps. The semiconductor wafer 10 and the substrate 20 are connected in a flip chip manner by connecting the opposing bumps 32 to each other. The bump 32 is sealed from the external environment by the seal of the adhesive composition 40.

圖2為顯示本發明之半導體裝置之另一實施形態之示意剖面圖。如圖2(a)所示,半導體裝置300除了以配線15及連接凸塊30將兩片半導體晶片10以覆晶方式連接以外,其餘與半導體裝置100相同。如圖2(b)所示,半導體裝置400除了以凸塊32將兩片半導體晶片10以覆晶方式連接以外,其餘與半導體裝置200相同。 Fig. 2 is a schematic cross-sectional view showing another embodiment of the semiconductor device of the present invention. As shown in FIG. 2(a), the semiconductor device 300 is the same as the semiconductor device 100 except that the two semiconductor wafers 10 are flip-chip connected by the wiring 15 and the connection bumps 30. As shown in FIG. 2(b), the semiconductor device 400 is the same as the semiconductor device 200 except that the two semiconductor wafers 10 are flip-chip connected by the bumps 32.

作為半導體晶片10並無特別限制,可使用矽、鍺等之由同一種元素所構成之元素半導體,或砷化鎵、磷化銦等化合物半導體。 The semiconductor wafer 10 is not particularly limited, and an elemental semiconductor composed of the same element such as ruthenium or osmium or a compound semiconductor such as gallium arsenide or indium phosphide can be used.

作為基板20,只要是電路基板則無特別限制,可使用於以玻璃環氧樹脂、聚醯亞胺、聚酯、陶瓷、環氧樹脂、雙馬來醯亞胺三嗪等作為主要成分之絕緣基板之表面上具有以蝕刻去除金屬膜之不需要部位所形成之配線(配線圖型)15之電路基板、於上述絕緣基板之表面上利用金屬鍍敷等形成配線15之電路基板、或於上述絕緣基板之表面上印刷導電性物質而形成配線15之電路基板。 The substrate 20 is not particularly limited as long as it is a circuit board, and can be used as an insulating material containing glass epoxy resin, polyimide, polyester, ceramic, epoxy resin, bismaleimide triazine or the like as a main component. a circuit board having a wiring (wiring pattern) 15 formed by etching unnecessary portions of the metal film on the surface of the substrate, a circuit board on which the wiring 15 is formed by metal plating or the like on the surface of the insulating substrate, or A circuit board on which the conductive material is printed on the surface of the insulating substrate to form the wiring 15 is formed.

配線15或凸塊32等之連接部含有金、銀、銅、焊料(主要成分為例如錫-銀、錫-鉛、錫-鉍、錫-銅、錫-銀-銅)、 鎳、錫、鉛等作為主成分,且亦可含有複數種之金屬。 The connection portion of the wiring 15 or the bump 32 or the like contains gold, silver, copper, and solder (main components such as tin-silver, tin-lead, tin-bismuth, tin-copper, tin-silver-copper), Nickel, tin, lead, etc. are used as a main component, and may also contain a plurality of metals.

上述金屬中,就成為連接部之導電性.導熱性優異之密封之觀點而言,較佳為金、銀及銅,更佳為銀及銅。就成為減低成本之密封之觀點而言,基於價格便宜,較佳為銀、銅及焊料,更佳為銅及焊料,又更佳為焊料。由於在室溫下於金屬表面形成氧化膜時會有生產率下降或成本增加之情況,故就抑制氧化膜形成之觀點而言,較佳為金、銀、銅及焊料,更佳為金、銀、焊料,又更佳為金、銀。 Among the above metals, it becomes the conductivity of the joint. From the viewpoint of sealing having excellent thermal conductivity, gold, silver and copper are preferred, and silver and copper are more preferred. From the viewpoint of being a cost-effective seal, it is preferably inexpensive, preferably silver, copper, and solder, more preferably copper and solder, and more preferably solder. Since the productivity is lowered or the cost is increased when an oxide film is formed on the surface of the metal at room temperature, gold, silver, copper, and solder are preferable from the viewpoint of suppressing the formation of the oxide film, and more preferably gold or silver. , solder, and more preferably gold, silver.

上述配線15及凸塊32之表面上亦可藉由例如鍍敷而形成以金、銀、銅、焊料(主要成分為例如錫-銀、錫-鉛、錫-鉍、錫-銅)、錫、鎳等作為主要成分之金屬層。該金屬層可僅以單一成分構成,亦可由複數種成分構成。又,上述金屬層可為單層或層合複數之金屬層而成之構造。 The surface of the wiring 15 and the bump 32 may be formed of, for example, gold, silver, copper, solder (main components such as tin-silver, tin-lead, tin-bismuth, tin-copper), tin, or the like by plating. A metal layer containing nickel or the like as a main component. The metal layer may be composed of only a single component or a plurality of components. Further, the metal layer may have a structure in which a single layer or a plurality of metal layers are laminated.

又,本實施形態之半導體裝置亦可複數層合如半導體裝置100~400所示之構造(密封)。於該情況下,半導體裝置100~400亦可以含有金、銀、銅、焊料(主要成分為例如錫-銀、錫-鉛、錫-鉍、錫-銅、錫-銀-銅)、錫、鎳等之凸塊或配線相互電性連接。 Further, the semiconductor device of the present embodiment may have a plurality of structures (sealing) as shown in the semiconductor devices 100 to 400. In this case, the semiconductor devices 100-400 may also contain gold, silver, copper, solder (main components such as tin-silver, tin-lead, tin-bismuth, tin-copper, tin-silver-copper), tin, The bumps or wires of nickel or the like are electrically connected to each other.

作為複數層合半導體裝置之方法,如圖3所示,可列舉例如TSV(穿矽通孔)技術。圖3為顯示本發明之半導體裝置之另一實施形態之示意剖面圖,其為使用TSV技術之半導體裝置。於圖3所示之半導體裝置500中,係藉由將形成於中介片(interposer)50上之配線15經由連接凸塊30與半導體晶片10之配線15連接,而使半導體晶片10與中介片 50以覆晶方式連接。接著劑組成物40無間隙地填充於半導體晶片10與中介片50間之空隙中。於上述半導體晶片10中與中介片50呈相反側之表面上,以隔著配線15、連接凸塊30及接著劑組成物40的方式,重複層合半導體晶片10。半導體晶片10正反兩面上之圖型面之配線15係透過填充於貫穿半導體晶片10內部之孔內之貫穿電極34相互連接。又,貫穿電極34之材質可使用銅、鋁等。 As a method of a plurality of laminated semiconductor devices, as shown in FIG. 3, for example, a TSV (through-hole via) technique can be cited. Fig. 3 is a schematic cross-sectional view showing another embodiment of the semiconductor device of the present invention, which is a semiconductor device using TSV technology. In the semiconductor device 500 shown in FIG. 3, the semiconductor wafer 10 and the interposer are connected by connecting the wiring 15 formed on the interposer 50 to the wiring 15 of the semiconductor wafer 10 via the connection bump 30. 50 is connected by flip chip. The subsequent composition 40 is filled in the gap between the semiconductor wafer 10 and the interposer 50 without a gap. The semiconductor wafer 10 is repeatedly laminated on the surface of the semiconductor wafer 10 opposite to the interposer 50 so as to sandwich the wiring 15 and the bumps 30 and the adhesive composition 40. The wirings 15 of the pattern surface on the front and back sides of the semiconductor wafer 10 are connected to each other through the through electrodes 34 filled in the holes penetrating the inside of the semiconductor wafer 10. Further, copper, aluminum, or the like can be used as the material of the through electrode 34.

藉由此種TSV技術,可自通常未使用之半導體晶片之反面亦取得信號。而且,由於半導體晶片10內之貫穿電極34係垂直通過,故縮短對向之半導體晶片10之間或半導體晶片10與中介片50間之距離,且可柔軟地連接。本實施形態之接著劑組成物在此種TSV技術中,可用作為對向之半導體晶片10之間、或半導體晶片10與中介片50之間之半導體密封用接著劑。 With such TSV technology, signals can also be obtained from the reverse side of a semiconductor wafer that is not normally used. Further, since the through electrodes 34 in the semiconductor wafer 10 pass vertically, the distance between the opposite semiconductor wafers 10 or between the semiconductor wafer 10 and the interposer 50 is shortened, and the connection can be made soft. The adhesive composition of the present embodiment can be used as a semiconductor sealing adhesive between the semiconductor wafers 10 or between the semiconductor wafer 10 and the interposer 50 in the TSV technology.

又,藉由區域凸塊晶片技術等之自由度高之凸塊形成方法,可不透過中介片就此將半導體晶片直接安裝於主機板上。本實施形態之接著劑組成物亦可用於此種將半導體晶片直接安裝於主機板上之情況。又,本實施形態之接著劑組成物在層合兩片配線電路基板之情況下,亦可用於密封基板間之空隙。 Further, by the bump forming method having a high degree of freedom such as the area bump wafer technique, the semiconductor wafer can be directly mounted on the motherboard without the interposer. The adhesive composition of this embodiment can also be used in the case where the semiconductor wafer is directly mounted on a motherboard. Further, in the case where two wiring circuit substrates are laminated, the adhesive composition of the present embodiment can also be used to seal the gaps between the substrates.

〈半導體裝置之製造方法〉 <Method of Manufacturing Semiconductor Device>

針對本實施形態之半導體裝置之製造方法,使用圖4說明如下。圖4為示意性顯示本發明之半導體裝置之製造方法之一實施形態之步驟剖面圖。 The method of manufacturing the semiconductor device of the present embodiment will be described below with reference to Fig. 4 . Fig. 4 is a cross-sectional view showing the steps of an embodiment of a method of manufacturing a semiconductor device of the present invention.

首先,如圖4(a)所示,於具有配線15之基板20上,在形成連接凸塊30之位置形成具有開口之抗焊劑60。該抗焊劑60並不一定需要設置。然而,藉由於基材20上設置抗焊劑,可抑制配線15間之橋接發生,而提高連接可靠度.絕緣可靠度。抗焊劑60可使用例如市售之密封用抗焊劑用油墨來形成。作為市售之密封用抗焊劑用油墨,具體而言可列舉SR系列(日立化成工業股份有限公司製造,商品名)及PSR4000-AUS系列(太陽油墨製造(股)製造,商品名)。 First, as shown in FIG. 4(a), a solder resist 60 having an opening is formed on the substrate 20 having the wiring 15 at a position where the connection bumps 30 are formed. The solder resist 60 does not necessarily need to be provided. However, by providing a solder resist on the substrate 20, bridging between the wires 15 can be suppressed, and the connection reliability is improved. Insulation reliability. The solder resist 60 can be formed using, for example, a commercially available ink for soldering for sealing. Specific examples of the commercially available ink for sealing flux are SR series (manufactured by Hitachi Chemical Co., Ltd., trade name) and PSR4000-AUS series (manufactured by Sun Ink Manufacturing Co., Ltd., trade name).

接著,如圖4(a)所示,於抗焊劑60之開口形成連接凸塊30。接著,如圖4(b)所示,於形成有連接凸塊30及抗焊劑60之基板20上貼附薄膜狀之接著劑組成物(以下,視情況稱為「薄膜狀接著劑」)40。薄膜狀接著劑40之貼附可藉由加熱壓製、輥層合、真空層合等方式進行。薄膜狀接著劑40之供給面積或厚度係依據半導體晶片10及基板20之尺寸,或依據連接凸塊30之高度而適當設定。 Next, as shown in FIG. 4(a), the connection bumps 30 are formed in the openings of the solder resist 60. Then, as shown in FIG. 4(b), a film-form adhesive composition (hereinafter, referred to as "film-like adhesive" as appropriate) is attached to the substrate 20 on which the connection bumps 30 and the solder resist 60 are formed. . The attachment of the film-like adhesive 40 can be carried out by heat pressing, roll lamination, vacuum lamination, or the like. The supply area or thickness of the film-like adhesive 40 is appropriately set depending on the size of the semiconductor wafer 10 and the substrate 20 or the height of the connection bumps 30.

如以上所述將薄膜狀接著劑40貼附於基板20上之後,使用覆晶接合器等之連接裝置將半導體晶片10之配線15與連接凸塊30對準。接著,在連接凸塊30之熔點以上之溫度下加熱並壓著半導體晶片10與基板20,如圖4(c)所示,在連接半導體晶片10與基板20之同時,利用薄膜狀接著劑40密封填充半導體晶片10及基板20間之空隙。依照上述方法,製得半導體裝置600。 After the film-like adhesive 40 is attached to the substrate 20 as described above, the wiring 15 of the semiconductor wafer 10 is aligned with the connection bump 30 by using a bonding device such as a flip chip bonder. Next, the semiconductor wafer 10 and the substrate 20 are heated and pressed at a temperature higher than the melting point of the connection bump 30, as shown in FIG. 4(c), while the semiconductor wafer 10 and the substrate 20 are joined, a film-like adhesive 40 is used. The gap between the semiconductor wafer 10 and the substrate 20 is sealed and filled. According to the above method, the semiconductor device 600 is fabricated.

於本實施形態之半導體裝置之製造方法中,亦可在對準位置後先暫時固定(介隔半導體接著劑之狀態),再以 回焊爐進行加熱處理,藉此使連接凸塊30熔融而連接半導體晶片10與基板20。於暫時固定之階段由於不一定需要形成金屬接合,故相較於上述邊加熱邊壓著之方法,可藉由低荷重、短時間、低溫度進行壓著,可提升生產率同時抑制連接部之劣化。 In the method of fabricating the semiconductor device of the present embodiment, it is also possible to temporarily fix (the state in which the semiconductor adhesive is interposed) after the alignment position, and then The reflow furnace is subjected to heat treatment, whereby the connection bumps 30 are melted to connect the semiconductor wafer 10 and the substrate 20. Since it is not necessary to form a metal joint at the temporary fixing stage, it can be pressed by a low load, a short time, and a low temperature as compared with the above-described method of pressing while heating, thereby improving productivity and suppressing deterioration of the joint portion. .

又,使半導體晶片10與基板20連接後,亦可以烘箱等進行加熱處理,進一步提高連接可靠度、絕緣可靠度。加熱溫度較佳為薄膜狀接著劑進行硬化之溫度,更佳為完全硬化之溫度。加熱溫度、加熱時間係適當設定。 Further, after the semiconductor wafer 10 is connected to the substrate 20, heat treatment may be performed in an oven or the like to further improve connection reliability and insulation reliability. The heating temperature is preferably a temperature at which the film-like adhesive is hardened, more preferably a temperature at which the curing is complete. The heating temperature and heating time are set as appropriate.

於本實施形態之半導體裝置之製造方法中,亦可在將薄膜狀接著劑40貼附於半導體晶片10後連接基板20。又,亦可在經由配線15及連接凸塊30連接半導體晶片10及基板20後,於半導體晶片10及基板20間之空隙中填充糊狀之接著劑組成物。 In the method of manufacturing a semiconductor device of the present embodiment, the substrate 20 may be connected after the film-like adhesive 40 is attached to the semiconductor wafer 10. Further, after the semiconductor wafer 10 and the substrate 20 are connected via the wiring 15 and the connection bumps 30, a paste-like adhesive composition may be filled in the gap between the semiconductor wafer 10 and the substrate 20.

就提高生產率之觀點而言,亦可將接著劑組成物供給至由複數之半導體晶片10連結而成之半導體晶圓之後,藉由切割單片化獲得於半導體晶片10上供給有接著劑組成物之構造體。又,於接著劑組成物為糊狀時,雖無特別限制,但只要藉由旋轉塗佈等塗佈方法埋填半導體晶片10上之配線或凸塊,使厚度均勻化即可。在該情況下,由於樹脂之供給量為固定,故可提高生產率,同時抑制因埋填不足而造成之孔洞發生及切割性降低。另一方面,於接著劑組成物為薄膜狀之情況,雖無特別限制,但只要藉由加熱壓製、輥層合及真空層合等貼附方式以將半導體晶片10上之配線或凸塊埋入之 方式供給薄膜狀之樹脂組成物即可。在該情況下,由於樹脂之供給量為固定,故可提高生產率,並抑制因埋填不足而造成之孔洞發生及切割性降低。 From the viewpoint of improving productivity, the adhesive composition may be supplied to a semiconductor wafer obtained by bonding a plurality of semiconductor wafers 10, and then an adhesive composition may be supplied onto the semiconductor wafer 10 by dicing dicing. The structure. Further, when the adhesive composition is in the form of a paste, it is not particularly limited, but the wiring or the bumps on the semiconductor wafer 10 may be buried by a coating method such as spin coating to uniformize the thickness. In this case, since the supply amount of the resin is fixed, the productivity can be improved, and the occurrence of voids due to insufficient filling and the decrease in the cutting property can be suppressed. On the other hand, in the case where the adhesive composition is in the form of a film, it is not particularly limited, but the wiring or the bump on the semiconductor wafer 10 is buried by a bonding method such as heat pressing, roll lamination, and vacuum lamination. Into The film-like resin composition may be supplied in a manner. In this case, since the supply amount of the resin is fixed, the productivity can be improved, and the occurrence of voids due to insufficient filling and the decrease in the cutting property can be suppressed.

連接荷重係考慮連接凸塊30之數量或高度之偏差、因加壓而造成之連接凸塊30、或承受連接部凸塊之配線的變形量而設定。連接溫度為使連接部之溫度為連接凸塊30之熔點以上較佳,但為能形成個別連接部(凸塊或配線)之金屬接合的溫度即可。當連接凸塊30為焊料凸塊時,較佳為約240℃以上。 The connection load is set in consideration of the variation in the number or height of the connection bumps 30, the connection bump 30 due to pressurization, or the amount of deformation of the wiring that receives the bump of the connection portion. The connection temperature is preferably such that the temperature of the connection portion is equal to or higher than the melting point of the connection bump 30, but it is a temperature at which metal bonding of individual connection portions (bumps or wiring) can be formed. When the connection bump 30 is a solder bump, it is preferably about 240 ° C or higher.

連接時之連接時間隨著連接部之構成金屬而異,但就提高生產率之觀點而言,時間愈短愈好。當連接凸塊30為焊料凸塊時,連接時間較佳為20秒以下,更佳為10秒以下,又更佳為5秒以下。當為銅-銅或銅-金之金屬連接時,連接時間較佳為60秒以下。 The connection time at the time of connection varies depending on the constituent metal of the connection portion, but from the viewpoint of improving productivity, the shorter the time, the better. When the connection bump 30 is a solder bump, the connection time is preferably 20 seconds or less, more preferably 10 seconds or less, still more preferably 5 seconds or less. When it is a copper-copper or copper-gold metal connection, the connection time is preferably 60 seconds or less.

於上述各種密封構造之覆晶連接部中,本發明之接著劑組成物亦顯示出優異之耐回焊性、連接可靠度及絕緣可靠度。 In the flip chip joint of the above various sealing structures, the adhesive composition of the present invention also exhibits excellent reflow resistance, connection reliability, and insulation reliability.

[實施例] [Examples]

以下使用實施例、比較例來說明本發明,但本發明並不受限於以下之實施例。 Hereinafter, the present invention will be described using examples and comparative examples, but the present invention is not limited to the examples below.

(聚醯亞胺之合成) (Synthesis of Polyimine)

於具備溫度計、攪拌機及氯化鈣管之300mL燒瓶中饋入1,12-二胺基十二烷2.10g(0.035莫耳)、聚醚二胺(BASF製造,商品名「ED2000」),分子量:1923)17.31g(0.03莫耳)、 1,3-雙(3-胺基丙基)四甲基二矽氧烷(信越化學製造,商品名「LP-7100」)2.61g(0.035莫耳)、及N-甲基-2-吡咯烷酮(關東化學製造,以下稱為「NMP」)150g並經攪拌。在上述二胺溶解後,於冰浴中使燒瓶冷卻,同時逐次少量地添加以乙酸酐再結晶純化之4,4’-(4,4’-亞異丙基二苯氧基)雙(苯二甲酸酐)(ALDRICH製造,商品名「BPADA」)15.62g(0.10莫耳)。在室溫下反應8小時後,添加二甲苯100g並吹入氮氣同時以180℃加熱,與水一起共沸去除二甲苯,以獲得聚醯亞胺樹脂。自所得到之聚醯亞胺樹脂去除溶劑(NMP),以固體成分為50質量%的方式溶解於甲基乙基酮(MEK)中,以此作為「聚醯亞胺A」。聚醯亞胺A之Tg為30℃,重量平均分子量為50000,SP值(溶解度參數)為10.2。 Into a 300 mL flask equipped with a thermometer, a stirrer, and a calcium chloride tube, 2.10 g (0.035 mol) of 1,12-diaminododecane, polyether diamine (manufactured by BASF, trade name "ED2000"), molecular weight :1923)17.31g (0.03 m), 1,3-bis(3-aminopropyl)tetramethyldioxane (manufactured by Shin-Etsu Chemical Co., trade name "LP-7100") 2.61 g (0.035 mol), and N-methyl-2-pyrrolidone 150 g (manufactured by Kanto Chemical Co., hereinafter referred to as "NMP") was stirred. After the above diamine was dissolved, the flask was cooled in an ice bath while a small amount of 4,4'-(4,4'-isopropylidenediphenoxy)bis(benzene) purified by recrystallization from acetic anhydride was added in small portions. Dicarboxylic anhydride) (manufactured by ALDRICH, trade name "BPADA") 15.62 g (0.10 mol). After reacting for 8 hours at room temperature, 100 g of xylene was added and nitrogen gas was blown while heating at 180 ° C, and xylene was azeotropically removed together with water to obtain a polyimide resin. The obtained polyimine resin removal solvent (NMP) was dissolved in methyl ethyl ketone (MEK) so as to have a solid content of 50% by mass, and it was referred to as "polyimine A". Polyethylenimine A had a Tg of 30 ° C, a weight average molecular weight of 50,000, and an SP value (solubility parameter) of 10.2.

各實施例及比較例中所使用之化合物如下。 The compounds used in the respective examples and comparative examples are as follows.

(a)環氧樹脂 (a) Epoxy resin

.含有三酚甲烷骨架之多官能基固態環氧樹脂(日本環氧樹脂股份有限公司製造,商品名「EP1032H60」,以下稱為「EP1032」)。 . A polyfunctional solid epoxy resin containing a trisphenol methane skeleton (manufactured by Nippon Epoxy Resin Co., Ltd., trade name "EP1032H60", hereinafter referred to as "EP1032").

.雙酚F型液態環氧樹脂(日本環氧樹脂股份有限公司製造,商品名「YL983U」,以下稱為「YL983」)。 . Bisphenol F type liquid epoxy resin (manufactured by Nippon Epoxy Resin Co., Ltd., trade name "YL983U", hereinafter referred to as "YL983").

.柔軟性環氧樹脂(日本環氧樹脂股份有限公司製造,商品名「YL7175」,以下稱為「YL7175」)。 . Soft epoxy resin (manufactured by Nippon Epoxy Resin Co., Ltd., trade name "YL7175", hereinafter referred to as "YL7175").

(b)硬化劑 (b) hardener

.2-苯基-4.5-二羥基甲基咪唑(四國化成股份有限公司製造, 商品名「2PHZ-PW」,以下稱為「2PHZ」)。 . 2-Phenyl-4.5-dihydroxymethylimidazole (manufactured by Shikoku Chemicals Co., Ltd., The product name is "2PHZ-PW", hereinafter referred to as "2PHZ").

.2,4-二胺基-6-[2’-甲基咪唑啉-(1’)]-乙基-s-三嗪異氰尿酸加成物(四國化成股份有限公司製造,商品名「2MAOK-PW」,以下稱為「2MAOK」)。 . 2,4-Diamino-6-[2'-methylimidazoline-(1')]-ethyl-s-triazine isocyanuric acid adduct (manufactured by Shikoku Kasei Co., Ltd., trade name " 2MAOK-PW", hereinafter referred to as "2MAOK").

(c)丙烯酸系表面處理填料或具有以上述通式(1)所表示之基團之填料 (c) an acrylic surface-treated filler or a filler having a group represented by the above formula (1)

.甲基丙烯酸表面處理之二氧化矽填料(Admatechs股份有限公司製造,商品名「SE2050-SMJ」,平均粒徑0.5μm,以下稱為「SM二氧化矽」)。 . A methacrylic acid surface-treated cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "SE2050-SMJ", an average particle diameter of 0.5 μm, hereinafter referred to as "SM cerium oxide").

.甲基丙烯酸表面處理之奈米二氧化矽填料(Admatechs股份有限公司製造,商品名「YA050C-SM」,以下稱為「SM奈米二氧化矽」)。 . A methacrylic acid surface-treated nano cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "YA050C-SM", hereinafter referred to as "SM nano cerium oxide").

(c’)其他填料 (c') other fillers

.未處理之二氧化矽填料(Admatechs股份有限公司製造,商品名「SE2050」,平均粒徑0.5μm,以下稱為「未處理二氧化矽」)。 . Untreated cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "SE2050", average particle diameter 0.5 μm, hereinafter referred to as "untreated cerium oxide").

.胺基矽烷處理之二氧化矽填料(Admatechs股份有限公司製造,商品名「SE2050-SXJ」,平均粒徑0.5μm,以下稱為「SX二氧化矽」)。 . Amino decane-treated cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "SE2050-SXJ", average particle diameter: 0.5 μm, hereinafter referred to as "SX cerium oxide").

.環氧矽烷處理之二氧化矽填料(Admatechs股份有限公司製造,商品名「SE2050-SEJ」,平均粒徑0.5μm,以下稱為「SE二氧化矽」)。 . An epoxy decane-treated cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "SE2050-SEJ", an average particle diameter of 0.5 μm, hereinafter referred to as "SE cerium oxide").

.苯基矽烷處理之二氧化矽填料(Admatechs股份有限公司製造,商品名「SE2050-SPJ」,平均粒徑0.5μm,以下稱為「SP 二氧化矽」)。 . Phenyl decane-treated cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "SE2050-SPJ", average particle diameter 0.5 μm, hereinafter referred to as "SP" Ceria").

.苯基表面處理之奈米二氧化矽填料(Admatechs股份有限公司製造,商品名「YA050C-SP」,平均粒徑50nm,以下稱為「SP奈米二氧化矽」)。 . A phenyl surface-treated nano cerium oxide filler (manufactured by Admatech Co., Ltd., trade name "YA050C-SP", an average particle diameter of 50 nm, hereinafter referred to as "SP nano cerium oxide").

.有機填料(1)(三菱縲縈製造,商品名「W5500」,以下稱為「W5500」)。 . Organic filler (1) (manufactured by Mitsubishi Ray, trade name "W5500", hereinafter referred to as "W5500").

.有機填料(2)(ROHM&HASS(股)公司製造,商品名「EXL-2655」,蕊殼型有機微粒子,以下稱為「EXL2655」)。 . Organic filler (2) (manufactured by ROHM & HASS Co., Ltd., trade name "EXL-2655", core-shell type organic fine particles, hereinafter referred to as "EXL2655").

(d)分子量10000以上之高分子成分 (d) a polymer component having a molecular weight of 10,000 or more

.苯氧樹脂(東都化成股份有限公司製造,商品名「ZX1356」,Tg:約71℃,Mw:約63000,以下稱為「ZX1356」)。 . Phenoxy resin (manufactured by Tohto Kasei Co., Ltd., trade name "ZX1356", Tg: about 71 ° C, Mw: about 63,000, hereinafter referred to as "ZX1356").

.如上述合成之聚醯亞胺A . Polyimine A synthesized as described above

(e)助焊活性劑(助焊劑) (e) fluxing active agent (flux)

.二酚酸(東京化成股份有限公司製造) . Diphenolic acid (manufactured by Tokyo Chemical Industry Co., Ltd.)

.己二酸(和光純藥工業股份有限公司製造) . Adipic acid (made by Wako Pure Chemical Industries Co., Ltd.)

〈半導體密封用薄膜狀接著劑之製作〉 <Preparation of film-like adhesive for semiconductor sealing>

(實施例1) (Example 1)

以使固體成分成為60質量%之方式饋入環氧樹脂(EP1032)100質量份、硬化劑(2PHZ)7.5質量份、填料(SM二氧化矽)175質量份、助焊活性劑(二酚酸)25質量份、以及MEK溶劑,添加與固體成分等量之直徑0.8mm之珠粒及直徑2.0mm之珠粒,以珠粒研磨機(日本FRITSCH股份有限公司,行星型微粉碎機「P-7」)攪拌30分鐘。接著,添加100質量份(換算固體成分)之聚醯亞胺A,再次以珠粒研磨機攪 拌30分鐘後,過濾去除攪拌所使用之珠粒,獲得樹脂漆料。 100 parts by mass of the epoxy resin (EP1032), 7.5 parts by mass of the curing agent (2PHZ), 175 parts by mass of the filler (SM cerium oxide), and the flux active agent (diphenolic acid) were fed so as to have a solid content of 60% by mass. 25 parts by mass, and a MEK solvent, a bead having a diameter of 0.8 mm and a bead having a diameter of 2.0 mm, which are equal to the solid content, are used as a bead mill (Japan FRITSCH Co., Ltd., planetary micropulverizer "P- 7") Stir for 30 minutes. Next, 100 parts by mass (converted solid content) of polyimine A was added, and the mixture was again stirred by a bead mill. After mixing for 30 minutes, the beads used for the stirring were removed by filtration to obtain a resin paint.

以小型精密塗佈裝置(廉井精機製造)將所得到之樹脂漆料塗佈於基材薄膜(帝人杜邦薄膜股份有限公司製造,商品名「PUREX A53」)上,並在潔淨烘箱(ESPEC股份有限公司製造)中以70℃乾燥10分鐘,以製作薄膜狀接著劑。 The obtained resin paint was applied to a base film (manufactured by Teijin DuPont Film Co., Ltd., trade name "PUREX A53") in a small precision coating device (manufactured by Lianjing Seiki), and in a clean oven (ESPEC shares) The product was manufactured by drying at 70 ° C for 10 minutes to prepare a film-like adhesive.

(實施例2~3及比較例1~6) (Examples 2 to 3 and Comparative Examples 1 to 6)

除了將所使用之原材料組成依照下述之表1變更以外,其餘與實施例1同樣地進行,以製作實施例2~3及比較例1~6之薄膜狀接著劑。 The film-form adhesives of Examples 2 to 3 and Comparative Examples 1 to 6 were produced in the same manner as in Example 1 except that the composition of the raw materials used was changed in accordance with Table 1 below.

以下教示於實施例及比較例中所獲得之薄膜狀接著劑之評價方法。 The evaluation methods of the film-form adhesives obtained in the examples and the comparative examples are described below.

〈於260℃之彈性率之測定〉 <Measurement of elastic modulus at 260 ° C>

將薄膜狀接著劑裁切成特定尺寸(長37mm×寬4mm×厚0.13mm),並在潔淨烘箱(ESPEC股份有限公司製造)中,於180℃保持3小時使之硬化。在硬化後,使用黏彈性測定裝置(Rheometrics製造,商品名「RASII」)測定於260℃之彈性率,260℃為耐回焊性評價時回焊爐之到達溫度。測定係在溫度範圍-30~270℃,升溫速度5℃/分鐘,測定波長10Hz下進行。 The film-like adhesive was cut into a specific size (length 37 mm × width 4 mm × thickness 0.13 mm), and was cured in a clean oven (manufactured by ESPEC Co., Ltd.) at 180 ° C for 3 hours. After the hardening, the modulus of elasticity at 260 ° C was measured using a viscoelasticity measuring device (manufactured by Rheometrics, trade name "RAS II"), and 260 ° C was the temperature at which the reflow furnace was reached during the evaluation of the reflow resistance. The measurement was carried out at a temperature range of -30 to 270 ° C, a temperature increase rate of 5 ° C / min, and a measurement wavelength of 10 Hz.

〈吸濕後之於260℃之接著力測定〉 <Measurement of the adhesion force at 260 ° C after moisture absorption>

將薄膜狀接著劑裁切成特定尺寸(長5mm×寬5mm×厚0.025mm),並在60℃貼附於矽晶片(長5mm×寬5mm×厚0.725mm,氧化膜塗覆),再使用熱壓著試驗機(日立化成科 技股份有限公司製造)壓著於塗覆有抗焊劑(太陽油墨製造,商品名「AUS308」)之玻璃環氧基板(厚度0.02mm)上(壓著條件:薄膜狀接著劑之到達溫度180℃/10秒/0.5MPa;隨後,薄膜狀接著劑之到達溫度245℃/10秒/0.5MPa)。接著,在潔淨烘箱中(ESPEC股份有限公司製造)進行後硬化(180℃/3小時)。隨後,放置於85℃、相對濕度60%之恆溫恆濕器(ESPEC股份有限公司製造,商品名「PR-2KP」)中48小時,取出後,在260℃之加熱板上使用接著力測定裝置(DAGE公司製造,萬能型Bond Tester DAGE4000型),以距離基板之工具高度0.05mm,工具速度0.05mm/秒之條件進行測定。 The film-like adhesive was cut into a specific size (length 5 mm × width 5 mm × thickness 0.025 mm), and attached to a ruthenium wafer (length 5 mm × width 5 mm × thickness 0.725 mm, oxide film coating) at 60 ° C, and then used Hot pressing test machine (Hitachi Chemical Division) (manufactured by TECH Co., Ltd.) pressed against a glass epoxy substrate (thickness: 0.02 mm) coated with a solder resist (manufactured by Sun Ink, trade name "AUS308") (compression conditions: film-like adhesive reaches temperature of 180 ° C /10 sec / 0.5 MPa; subsequently, the film-like adhesive reached a temperature of 245 ° C / 10 sec / 0.5 MPa). Next, post-hardening (180 ° C / 3 hours) was carried out in a clean oven (manufactured by ESPEC Co., Ltd.). Subsequently, it was placed in a thermo-hygrostat (manufactured by ESPEC Co., Ltd., trade name "PR-2KP") at 85 ° C and a relative humidity of 60% for 48 hours, and after taking out, a force measuring device was used on a hot plate at 260 ° C. (manufactured by DAGE, the universal type Bond Tester DAGE4000), measured at a tool height of 0.05 mm from the substrate and a tool speed of 0.05 mm/sec.

〈初期連接性之評價〉 <Evaluation of initial connectivity>

將所製作之薄膜狀接著劑裁切成特定尺寸(長8mm×寬8mm×厚0.025mm),並貼附於玻璃環氧基板(玻璃環氧基材:420μm厚,銅配線:9μm厚,80μm間距)上,再以覆晶安裝裝置「FCB3」(Panasonic製造,商品名)安裝附有焊料凸塊之半導體晶片(晶片尺寸:長7mm×寬7mm×高0.15mm;凸塊:銅柱及焊料;80μm間距)(安裝條件:薄膜狀接著劑之到達溫度180℃、10秒鐘、0.5MPa;隨後,薄膜狀接著劑之到達溫度245℃、10秒鐘、0.5MPa)。藉此,與圖4同樣地,得到使上述玻璃環氧基板與附有焊料凸塊之半導體晶片菊鏈(daisy chain)連接之半導體裝置。 The film-form adhesive prepared was cut into a specific size (length 8 mm × width 8 mm × thickness 0.025 mm) and attached to a glass epoxy substrate (glass epoxy substrate: 420 μm thick, copper wiring: 9 μm thick, 80 μm) On the pitch), a semiconductor wafer with solder bumps is mounted on the flip chip mounting device "FCB3" (manufactured by Panasonic, trade name) (wafer size: length 7 mm × width 7 mm × height 0.15 mm; bumps: copper pillars and solder 80 μm pitch) (Installation conditions: the film-like adhesive reaches a temperature of 180 ° C, 10 seconds, 0.5 MPa; subsequently, the film-like adhesive reaches a temperature of 245 ° C, 10 seconds, 0.5 MPa). Thereby, in the same manner as in FIG. 4, a semiconductor device in which the glass epoxy substrate and the semiconductor bump-attached semiconductor wafer are daisy-chained is obtained.

使用萬用電表(ADVANTEST製造,商品名「R6871E」)測定所得到之半導體裝置之連接電阻值,藉此 評價安裝後可否初期導通。連接電阻值為11~14Ω時評價為連接性良好「A」,若為除此之外的連接電阻值時或產生連接不良(斷開)而無法表示電阻值時評價為「B」。 The connection resistance value of the obtained semiconductor device is measured by using a multimeter (manufactured by ADVANTEST, trade name "R6871E"). Evaluate whether it can be initially turned on after installation. When the connection resistance value is 11 to 14 Ω, it is evaluated as good "A", and if it is a connection resistance value other than the above or a connection failure (disconnection) and the resistance value cannot be expressed, it is evaluated as "B".

〈耐回焊性之評價〉 <Evaluation of reflow resistance>

使用密封材料(日立化成工業股份有限公司製造,商品名「CEL9700HF10K」),在180℃、6.75MPa、90秒之條件下將上述半導體裝置模製成特定形狀,並在潔淨烘箱(ESPEC股份有限公司製造)中,於175℃硬化5小時以製得封裝。接著,使該密封在JEDEC等級(level)2之條件下高溫吸濕後,使密封通過IR回焊爐(FURUKAWA ELECTRIC製造,商品名「SALAMANDER」)。以與後述之初期連接性之評價相同之方法來評價回焊後之密封之連接性,以作為耐回焊性之評價。未剝離且連接良好之情況為「A」,產生剝離或連接不良而無法表示電阻值之情況為「B」。 The above semiconductor device was molded into a specific shape at 180 ° C, 6.75 MPa, and 90 seconds using a sealing material (manufactured by Hitachi Chemical Co., Ltd., trade name "CEL9700HF10K"), and in a clean oven (ESPEC Co., Ltd.) In the manufacture, it was hardened at 175 ° C for 5 hours to obtain a package. Next, the seal was subjected to high-temperature moisture absorption under the conditions of JEDEC level 2, and then sealed by an IR reflow furnace (manufactured by FURUKAWA ELECTRIC, trade name "SALAMANDER"). The sealing property after the reflow was evaluated in the same manner as the evaluation of the initial connectivity described later, and was evaluated as the reflow resistance. The case where the peeling is not good and the connection is good is "A", and the case where the peeling or the connection failure occurs and the resistance value cannot be expressed is "B".

〈連接可靠度之評價(耐TCT評價)〉 <Evaluation of connection reliability (TCT evaluation)>

使用密封材料(日立化成工業股份有限公司製造,商品名「CEL9700HF10K」),在180℃、6.75MPa、90秒之條件下將上述半導體裝置模製成特定形狀,並在潔淨烘箱(ESPEC股份有限公司製造)中,於175℃硬化5小時以製得封裝。接著,將該密封放入冷熱循環試驗機(ETAC製造,熱衝擊腔室NT1200)內,並通入1mA之電流,以25℃ 2分鐘/-55℃ 15分鐘/25℃ 2分鐘/125℃ 15分鐘/25℃ 2分鐘作為一個循環來測定連接電阻,評價重複1000次循環後之連接電阻之變化。與初期之電阻值波形比較,經1000次循環後亦無太大變化之情況 為「A」,產生1Ω以上差值時為「B」。 The above semiconductor device was molded into a specific shape at 180 ° C, 6.75 MPa, and 90 seconds using a sealing material (manufactured by Hitachi Chemical Co., Ltd., trade name "CEL9700HF10K"), and in a clean oven (ESPEC Co., Ltd.) In the manufacture, it was hardened at 175 ° C for 5 hours to obtain a package. Next, the seal was placed in a thermal cycle tester (manufactured by ETAC, thermal shock chamber NT1200), and a current of 1 mA was applied thereto at 25 ° C for 2 minutes / -55 ° C for 15 minutes / 25 ° C for 2 minutes / 125 ° C 15 The connection resistance was measured as a cycle in minutes/25 ° C for 2 minutes, and the change in connection resistance after repeating 1000 cycles was evaluated. Compared with the initial resistance value waveform, there is no significant change after 1000 cycles. "A" is "B" when a difference of 1 Ω or more is generated.

〈絕緣可靠度之評價(耐HAST評價)〉 <Evaluation of insulation reliability (HAST evaluation)>

將所製作之薄膜狀接著劑裁切成特定尺寸(長10mm×寬5mm×厚25μm),並貼附至於聚醯亞胺基板上形成配線銅配線之梳型電極基板(配線間距:0.05mm)上,如圖5所示地,製作於形成有梳型電極90之基板20上層合薄膜狀接著劑40之樣品。又,於圖5中,為方便起見而省略薄膜狀接著劑之圖示。接著,將樣品置於潔淨烘箱(ESPEC股份有限公司製造)中,在185℃保持3小時使之硬化。於硬化後,取出各樣品,置於加速壽命試驗裝置(HIRAYAMA公司製造,商品名「PL-422R8」,條件:130℃/相對濕度85%/200小時/施加電壓5V)中,測定絕緣電阻。經過200小時後,絕緣電阻為108Ω以上時評價為「A」。未達108Ω時評價為「B」。 The film-form adhesive prepared was cut into a specific size (length 10 mm × width 5 mm × thickness 25 μm), and attached to a polyimide electrode substrate on which a wiring copper wiring was formed (wiring pitch: 0.05 mm) As shown in FIG. 5, a sample of the film-like adhesive 40 is laminated on the substrate 20 on which the comb-shaped electrode 90 is formed. Further, in Fig. 5, the illustration of the film-like adhesive is omitted for the sake of convenience. Next, the sample was placed in a clean oven (manufactured by ESPEC Co., Ltd.) and hardened at 185 ° C for 3 hours. After hardening, each sample was taken out and placed in an accelerated life tester (manufactured by HIRAYAMA Co., Ltd., trade name "PL-422R8", condition: 130 ° C / relative humidity: 85% / 200 hours / applied voltage: 5 V), and the insulation resistance was measured. After 200 hours, the insulation resistance was 108 Ω or more, and it was evaluated as "A". When it is less than 108 Ω, it is evaluated as "B".

各實施例及比較例之接著劑組成物之原材料組成(單位:質量份)示於表1,各試驗之結果示於表2。 The raw material compositions (unit: parts by mass) of the adhesive compositions of the respective examples and comparative examples are shown in Table 1, and the results of the respective tests are shown in Table 2.

已確認使用丙烯酸系表面處理填料之實施例1~3吸濕後在260℃之接著力較高,耐回焊性、耐TCT性及耐HAST 性皆優異。 It has been confirmed that Examples 1 to 3 using an acrylic surface-treated filler have higher adhesion at 260 ° C after moisture absorption, and are resistant to reflow, TCT and HAST. Excellent for sex.

Claims (10)

一種接著劑組成物,其係於半導體晶片及配線電路基板各自的連接部互相電連接的半導體裝置、或複數的半導體晶片各自的連接部互相電連接的半導體裝置中密封前述連接部的接著劑組成物,其中該接著劑組成物含有環氧樹脂、硬化劑、以及經具有以下述通式(1)所表示之基團的化合物表面處理之丙烯酸系表面處理填料; [式(1)中,R1表示氫原子或碳數1或2之烷基,R2表示碳數1~30之伸烷基]。 An adhesive composition which is formed by sealing a semiconductor device in which a connection portion of a semiconductor wafer and a printed circuit board are electrically connected to each other, or a semiconductor device in which respective connection portions of a plurality of semiconductor wafers are electrically connected to each other And the adhesive composition comprising an epoxy resin, a hardener, and an acrylic surface-treated filler surface-treated with a compound having a group represented by the following formula (1); [In the formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms]. 如申請專利範圍第1項之接著劑組成物,其中前述化合物為以下述通式(2)所表示之化合物; [式(2)中,R1表示氫原子或碳數1或2之烷基,R2表示碳數1~30之伸烷基,R3表示碳數1~30之烷基]。 The adhesive composition of claim 1, wherein the compound is a compound represented by the following formula (2); In the formula (2), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, R 2 represents an alkylene group having 1 to 30 carbon atoms, and R 3 represents an alkyl group having 1 to 30 carbon atoms. 一種接著劑組成物,其係於半導體晶片及配線電路基板各自的連接部互相電連接的半導體裝置、或複數的半導體晶 片各自的連接部互相電連接的半導體裝置中密封前述連接部的接著劑組成物,其中該接著劑組成物含有環氧樹脂、硬化劑、以及具有以下述通式(1)所表示之基團的填料; [式(1)中,R1表示氫原子或碳數1或2之烷基,R2表示碳數1~30之伸烷基]。 An adhesive composition which is formed by sealing a semiconductor device in which a connection portion of a semiconductor wafer and a printed circuit board are electrically connected to each other, or a semiconductor device in which respective connection portions of a plurality of semiconductor wafers are electrically connected to each other And the binder composition comprising an epoxy resin, a hardener, and a filler having a group represented by the following formula (1); [In the formula (1), R 1 represents a hydrogen atom or an alkyl group having 1 or 2 carbon atoms, and R 2 represents an alkylene group having 1 to 30 carbon atoms]. 如申請專利範圍第1至3項中任一項之接著劑組成物,其進一步含有重量平均分子量為10000以上之高分子成分。 The adhesive composition according to any one of claims 1 to 3, further comprising a polymer component having a weight average molecular weight of 10,000 or more. 如申請專利範圍第4項之接著劑組成物,其中前述高分子成分之重量平均分子量為30000以上、玻璃轉移溫度為100℃以下。 The adhesive composition of claim 4, wherein the polymer component has a weight average molecular weight of 30,000 or more and a glass transition temperature of 100 ° C or less. 如申請專利範圍第1至5項中任一項之接著劑組成物,其進一步含有助熔活性劑。 The adhesive composition according to any one of claims 1 to 5, further comprising a fluxing active agent. 如申請專利範圍第1至6項中任一項之接著劑組成物,其形狀為薄膜狀。 The adhesive composition according to any one of claims 1 to 6, which is in the form of a film. 一種半導體裝置之製造方法,其係半導體晶片及配線電 路基板各自的連接部互相電連接的半導體裝置、或複數的半導體晶片各自的連接部互相電連接的半導體裝置之製造方法,該製造方法具備使用如申請專利範圍第1至7項中任一項之接著劑組成物,將前述連接部密封之步驟。 A method of manufacturing a semiconductor device, which is a semiconductor wafer and wiring A method of manufacturing a semiconductor device in which a connection portion of each of the circuit boards is electrically connected to each other or a connection portion of each of the plurality of semiconductor wafers is electrically connected to each other, and the manufacturing method is provided as used in any one of claims 1 to 7 The adhesive composition is a step of sealing the connecting portion. 如申請專利範圍第8項之製造方法,其中前述連接部係含有由金、銀、銅、鎳、錫及鉛所成之群組中選出之至少一種金屬作為主要成分。 The manufacturing method of claim 8, wherein the connecting portion contains at least one metal selected from the group consisting of gold, silver, copper, nickel, tin, and lead as a main component. 一種半導體裝置,其係藉由如申請專利範圍第8或9項之製造方法而得。 A semiconductor device obtained by the manufacturing method of claim 8 or 9.
TW102143069A 2010-09-30 2011-09-30 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device TW201414795A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010221377 2010-09-30

Publications (1)

Publication Number Publication Date
TW201414795A true TW201414795A (en) 2014-04-16

Family

ID=45893201

Family Applications (2)

Application Number Title Priority Date Filing Date
TW100135612A TWI424038B (en) 2010-09-30 2011-09-30 An agent composition, a method for manufacturing a semiconductor device, and a semiconductor device
TW102143069A TW201414795A (en) 2010-09-30 2011-09-30 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW100135612A TWI424038B (en) 2010-09-30 2011-09-30 An agent composition, a method for manufacturing a semiconductor device, and a semiconductor device

Country Status (5)

Country Link
JP (2) JP5373192B2 (en)
KR (2) KR101455951B1 (en)
CN (2) CN103222040B (en)
TW (2) TWI424038B (en)
WO (1) WO2012043764A1 (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5373192B2 (en) * 2010-09-30 2013-12-18 日立化成株式会社 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device
JP2013221121A (en) * 2012-04-18 2013-10-28 Mitsubishi Chemicals Corp Coating solution of interlayer filler composition for three-dimensional multi-layer semiconductor device
JP2013221122A (en) * 2012-04-18 2013-10-28 Mitsubishi Chemicals Corp Interlayer filler composition for three-dimensional multi-layer semiconductor device and coating solution thereof
SG11201406941TA (en) * 2012-04-26 2014-11-27 Furukawa Electric Co Ltd Film adhesive composition, method for producing the same, film adhesive, semiconductor package using the film adhesive, and method for manufacturing the semiconductor package
JP6065495B2 (en) * 2012-09-25 2017-01-25 東レ株式会社 Electronic components and power semiconductor devices
TWI554530B (en) * 2012-10-08 2016-10-21 國立臺灣大學 Polymer, gel electrolyte made of the polymer and the preparing method thereof
KR20160019474A (en) 2013-06-13 2016-02-19 도레이 카부시키가이샤 Resin composition, resin sheet, and production method for semiconductor device
JP6368990B2 (en) * 2013-06-26 2018-08-08 日本ゼオン株式会社 Particle mixture of optical adhesive composition, optical adhesive composition, and method for producing optical adhesive layer
JP2015030745A (en) * 2013-07-31 2015-02-16 住友ベークライト株式会社 Resin composition, semiconductor device, multilayer circuit board, and electronic component
JP2015129247A (en) * 2014-01-09 2015-07-16 住友ベークライト株式会社 Resin composition, adhesive film, adhesive sheet, dicing tape integrated adhesive sheet, back grind tape integrated adhesive sheet, dicing tape and back grind tape integrated adhesive sheet, and electronic device
EP3157704A1 (en) * 2014-06-19 2017-04-26 Alpha Metals, Inc. Engineered residue solder paste technology
US10224311B2 (en) * 2014-12-05 2019-03-05 Hitachi Chemical Company, Ltd. Semiconductor adhesive, and semiconductor device and method for manufacturing same
CN105081614B (en) * 2015-09-07 2017-08-04 东莞市富默克化工有限公司 A kind of pre- preserved material of OSP
CN109075088B (en) * 2016-05-09 2022-01-07 昭和电工材料株式会社 Method for manufacturing semiconductor device
KR102538175B1 (en) 2016-06-20 2023-06-01 삼성전자주식회사 Semiconductor package
JP2017038081A (en) * 2016-10-27 2017-02-16 住友ベークライト株式会社 Semiconductor device
WO2018105125A1 (en) * 2016-12-09 2018-06-14 日立化成株式会社 Composition, adhesive, sintered body, joined body, and method for producing joined body
KR102290957B1 (en) * 2017-03-31 2021-08-20 주식회사 엘지에너지솔루션 Binder composition for secondary battery, and electrode for secondary battery and lithium secondary battery comprising the same
WO2018235854A1 (en) * 2017-06-21 2018-12-27 日立化成株式会社 Adhesive for semiconductors, method for producing semiconductor device, and semiconductor device
JP7210031B2 (en) * 2017-11-27 2023-01-23 ナミックス株式会社 Film semiconductor sealing material
WO2020071391A1 (en) * 2018-10-02 2020-04-09 日立化成株式会社 Adhesive for semiconductors, method for producing semiconductor device, and semiconductor device
WO2022120715A1 (en) * 2020-12-10 2022-06-16 深圳先进技术研究院 Insulating adhesive film material, preparation method therefor and application thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4197141B2 (en) 2003-08-22 2008-12-17 電気化学工業株式会社 Spherical alumina powder and use thereof
JP2005325210A (en) * 2004-05-13 2005-11-24 Nitto Denko Corp Epoxy resin composition for sealing semiconductor and semiconductor device using the same
JP2006193666A (en) * 2005-01-14 2006-07-27 Sumitomo Bakelite Co Ltd Adhesive film for semiconductor, carrier material having adhesive film for semiconductor and semiconductor device
CN101794638B (en) * 2006-07-21 2012-06-06 日立化成工业株式会社 Circuit connecting material, connecting structure for circuit parts and connecting method for circuit parts
CN101356643B (en) * 2006-09-13 2012-04-25 住友电木株式会社 Semiconductor device
JP2008085264A (en) 2006-09-29 2008-04-10 Sumitomo Bakelite Co Ltd Semiconductor device
JP2008174624A (en) * 2007-01-17 2008-07-31 Admatechs Co Ltd Surface-treated inorganic powder
JP5309886B2 (en) * 2007-10-22 2013-10-09 日立化成株式会社 Film-like adhesive for semiconductor sealing, method for manufacturing semiconductor device, and semiconductor device
JP5373192B2 (en) * 2010-09-30 2013-12-18 日立化成株式会社 Adhesive composition, method for manufacturing semiconductor device, and semiconductor device

Also Published As

Publication number Publication date
CN103222040B (en) 2015-12-02
JP5373192B2 (en) 2013-12-18
KR101455951B1 (en) 2014-10-28
TW201229176A (en) 2012-07-16
WO2012043764A1 (en) 2012-04-05
JP2012149266A (en) 2012-08-09
KR101728203B1 (en) 2017-04-18
CN103222040A (en) 2013-07-24
CN103642441B (en) 2015-05-13
JPWO2012043764A1 (en) 2014-02-24
TWI424038B (en) 2014-01-21
KR20130143667A (en) 2013-12-31
CN103642441A (en) 2014-03-19
KR20130133762A (en) 2013-12-09

Similar Documents

Publication Publication Date Title
TWI424038B (en) An agent composition, a method for manufacturing a semiconductor device, and a semiconductor device
JP5577640B2 (en) Manufacturing method of semiconductor device
JP5569576B2 (en) Film adhesive for semiconductor, method for manufacturing semiconductor device, and semiconductor device
TWI493010B (en) Thin film-like adhesive for semiconductor sealing, semiconductor device, and method of manufacturing the same
JP5881931B2 (en) Adhesive composition, semiconductor device manufacturing method using the same, and semiconductor device
JP5659946B2 (en) Semiconductor sealing adhesive, method for manufacturing the same, and semiconductor device
TW201346000A (en) Semiconductor device and production method therefor
TWI457413B (en) An agent composition, a method for manufacturing a semiconductor device, and a semiconductor device
JP5641067B2 (en) Film adhesive for semiconductor encapsulation
JP5857462B2 (en) Semiconductor sealing adhesive, semiconductor device manufacturing method, and semiconductor device
JP5881927B2 (en) Semiconductor sealing adhesive, semiconductor sealing film adhesive, semiconductor device manufacturing method, and semiconductor device
JP5263050B2 (en) Adhesive composition, semiconductor device manufacturing method using the same, and semiconductor device
JP5671778B2 (en) Film-like adhesive for semiconductor sealing, semiconductor device and method for manufacturing the same
JP5397526B2 (en) Manufacturing method of semiconductor device
JP5710099B2 (en) Film sealing adhesive for semiconductor sealing, semiconductor device manufacturing method using the adhesive, and semiconductor device