JPS649550A - Address conversion control system - Google Patents
Address conversion control systemInfo
- Publication number
- JPS649550A JPS649550A JP62165809A JP16580987A JPS649550A JP S649550 A JPS649550 A JP S649550A JP 62165809 A JP62165809 A JP 62165809A JP 16580987 A JP16580987 A JP 16580987A JP S649550 A JPS649550 A JP S649550A
- Authority
- JP
- Japan
- Prior art keywords
- address
- physical
- order
- physical address
- real
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To attain access of all physical memory areas of a storage device by providing a physical address conversion mechanism section converting an address into a physical address accessing the address space expanded more than the noticed real address. CONSTITUTION:The high-order physical address information being the result of entering the high-order address of a real address 2 into a physical address conversion device section 1 and the low-order physical address information corresponding to the low-order address of the real address are used to convert the address into the expanded physical address 3. Thus, as to all memory spaces of the storage device having an address bus number larger than the address bus number between the processing unit and the storage access controller, all the memory spaces are accessed without revising the remarkable change of the hardware.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62165809A JPS649550A (en) | 1987-07-02 | 1987-07-02 | Address conversion control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62165809A JPS649550A (en) | 1987-07-02 | 1987-07-02 | Address conversion control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS649550A true JPS649550A (en) | 1989-01-12 |
Family
ID=15819407
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62165809A Pending JPS649550A (en) | 1987-07-02 | 1987-07-02 | Address conversion control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS649550A (en) |
-
1987
- 1987-07-02 JP JP62165809A patent/JPS649550A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS559260A (en) | Information processing system | |
JPS5764383A (en) | Address converting method and its device | |
EP0498525A3 (en) | Sequential memory accessing | |
CA2211083A1 (en) | Address transformation in a cluster computer system | |
EP0387871A3 (en) | Extended memory address control system | |
EP0367426A3 (en) | Computer memory addressing system | |
JPS649550A (en) | Address conversion control system | |
JPS5757370A (en) | Access control system | |
JPS6426250A (en) | Memory readout circuit for cpu | |
JPS5616982A (en) | Buffer memory control system | |
JPS5561866A (en) | Memory designation system | |
JPS5755581A (en) | Address converting system | |
JPS56143049A (en) | Output circuit | |
CA2032746A1 (en) | Arrangement for translating logical page addresses to corresponding real ones in data processing system | |
JPS56134384A (en) | Memory access system | |
JPS6417138A (en) | Main memory control system | |
JPS6435648A (en) | Combined series system | |
EP0369819A3 (en) | Desk top calculator | |
JPS5727349A (en) | Address extension system | |
EP0377969A3 (en) | I/o cached computer systems | |
JPS5357937A (en) | Data processing unit of multiprocessor system | |
EP0376253A3 (en) | Information processing apparatus with cache memory | |
JPS5593582A (en) | Memory system | |
JPS6418854A (en) | Address converting circuit for picture memory | |
JPS55150032A (en) | Data transfer system |