JPS6435648A - Combined series system - Google Patents
Combined series systemInfo
- Publication number
- JPS6435648A JPS6435648A JP19155287A JP19155287A JPS6435648A JP S6435648 A JPS6435648 A JP S6435648A JP 19155287 A JP19155287 A JP 19155287A JP 19155287 A JP19155287 A JP 19155287A JP S6435648 A JPS6435648 A JP S6435648A
- Authority
- JP
- Japan
- Prior art keywords
- address space
- mmax1
- memory
- mmax2
- memory address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
Abstract
PURPOSE:To switch and use a memory address space within a range indicated by a first and a second registering means as a main storage address space and a shared memory address space as well by instructing the said memory address space by a program status word. CONSTITUTION:A main storage device 24 and a shared memory device 23 are packaged for the memory address space, which can be accessed from data processing devices 21, 22. Namely, the device 24 is of the same size as the memory address space using an MMAX1 as the maximum address, and has a memory area to which all the address space can be assigned. The device 23 is of the size indicated by MMAX1-MMAX2, and has the memory area indicated by MMAX2+1-MMAX1. For example of the device 21, the address space within the range of MMAX2+1-MMAX1 is made to be assigned to one of either the device 24 or the device 23, according to the logical state of the expansion/contraction instruction bit 34 of the PSW33.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19155287A JPS6435648A (en) | 1987-07-31 | 1987-07-31 | Combined series system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19155287A JPS6435648A (en) | 1987-07-31 | 1987-07-31 | Combined series system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6435648A true JPS6435648A (en) | 1989-02-06 |
Family
ID=16276574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19155287A Pending JPS6435648A (en) | 1987-07-31 | 1987-07-31 | Combined series system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6435648A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7088043B2 (en) | 2004-04-09 | 2006-08-08 | Samsung Electronics Co., Ltd. | Plasma display panel enhancing a bright room contrast |
-
1987
- 1987-07-31 JP JP19155287A patent/JPS6435648A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7088043B2 (en) | 2004-04-09 | 2006-08-08 | Samsung Electronics Co., Ltd. | Plasma display panel enhancing a bright room contrast |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8105872A1 (en) | Memory system comprising a serial storage device. | |
ATE23928T1 (en) | WORD PROCESSING SYSTEM. | |
AU5297286A (en) | Controlling access in multi-cache system | |
JPS6435648A (en) | Combined series system | |
JPS53129925A (en) | Memory device | |
ES416400A1 (en) | Data processing systems | |
JPS5713562A (en) | Control system of external memory | |
JPS57117056A (en) | Microcomputer device | |
JPS5460833A (en) | Buffer memory system | |
JPS57198600A (en) | Random access memory | |
JPS5475231A (en) | Buffer memory control system | |
JPS6448164A (en) | Processing end interrupt control system | |
EP0377969A3 (en) | I/o cached computer systems | |
JPS52149039A (en) | Buffer invalid control system | |
JPS5733472A (en) | Memory access control system | |
JPS548428A (en) | Address buffer circuit | |
JPS5561866A (en) | Memory designation system | |
JPS5786968A (en) | Doubled computer system | |
JPS6426250A (en) | Memory readout circuit for cpu | |
JPS52146135A (en) | Address selection control system | |
JPS51124335A (en) | Memory control device in multiprocessor configuration | |
JPS57172454A (en) | Memory series selecting circuit | |
JPS5447530A (en) | Memory control system | |
JPS52149924A (en) | Address converter | |
JPS5489437A (en) | Buffer memory control system |