JPS6484650A - Pin grid array semiconductor device - Google Patents

Pin grid array semiconductor device

Info

Publication number
JPS6484650A
JPS6484650A JP24227387A JP24227387A JPS6484650A JP S6484650 A JPS6484650 A JP S6484650A JP 24227387 A JP24227387 A JP 24227387A JP 24227387 A JP24227387 A JP 24227387A JP S6484650 A JPS6484650 A JP S6484650A
Authority
JP
Japan
Prior art keywords
substrate
semiconductor chip
chip
semiconductor device
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24227387A
Other languages
Japanese (ja)
Inventor
Hideo Kodama
Norio Miyahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP24227387A priority Critical patent/JPS6484650A/en
Publication of JPS6484650A publication Critical patent/JPS6484650A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To improve a device in heat radiation and enable the installation of a semiconductor chip consuming much power by a method wherein the rear side of a substrate mounted with a semiconductor chip is kept free of resin. CONSTITUTION:A substrate 1 with lead pins 2 inserted thereinto is mounted with a semiconductor chip 3 through the intermediary of an adhesive agent 4 and a wire 6 connects the electrodes of the semiconductor chip 3 to a wiring 5 in the substrate 1. A resin 12 is employed to encapsulate the entirety, with some of the pins 2 and the lower surface of the section of the substrate 1 mounted with the semiconductor chip 3 being allowed to remain exposed. A copper plate 13 is bonded to the lower surface of the substrate 1. The surface is plated with nickel and gold or coated with solder resist. With the lower surface being exposed of the section of the substrate 1 mounted with the chip 3, radiating capability is enhanced. This design enables the installation of a chip 3 consuming much electric power.
JP24227387A 1987-09-26 1987-09-26 Pin grid array semiconductor device Pending JPS6484650A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24227387A JPS6484650A (en) 1987-09-26 1987-09-26 Pin grid array semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24227387A JPS6484650A (en) 1987-09-26 1987-09-26 Pin grid array semiconductor device

Publications (1)

Publication Number Publication Date
JPS6484650A true JPS6484650A (en) 1989-03-29

Family

ID=17086807

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24227387A Pending JPS6484650A (en) 1987-09-26 1987-09-26 Pin grid array semiconductor device

Country Status (1)

Country Link
JP (1) JPS6484650A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006514438A (en) * 2003-02-25 2006-04-27 テッセラ，インコーポレイテッド High frequency chip package with connecting elements
US7855464B2 (en) 2008-07-10 2010-12-21 Mitsubishi Electric Corporation Semiconductor device having a semiconductor chip and resin sealing portion

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006514438A (en) * 2003-02-25 2006-04-27 テッセラ，インコーポレイテッド High frequency chip package with connecting elements
US7855464B2 (en) 2008-07-10 2010-12-21 Mitsubishi Electric Corporation Semiconductor device having a semiconductor chip and resin sealing portion
US8183094B2 (en) 2008-07-10 2012-05-22 Mitsubishi Electric Corporation Method of manufacturing a semiconductor device having a semiconductor chip and resin sealing portion

Similar Documents

Publication Publication Date Title
CA1229155A (en) High density lsi package for logic circuits
US4902857A (en) Polymer interconnect structure
TWI281238B (en) Thermal enhanced package for block mold assembly
MY109082A (en) Pad array semiconductor device with thermal conductor and process for making the same
CA2115553A1 (en) Plated compliant lead
ES478107A1 (en) Electrical connector for use in mounting an electronic device on a substrate.
EP0349549A1 (en) Support assembly for integrated circuits
EP0452506A4 (en) Flexible circuit board for mounting ic and method of producing the same
WO1997040532A3 (en) Molded flex circuit ball grid array and method of making
JPH04505235A (en) How to ground ultra-high density pad array chip carriers
KR20090004908A (en) Lead frame based, over-molded semiconductor package with integrated through hole technology(tht) heat spreader pin(s) and associated method of manufacturing
TWI220782B (en) Cavity-down ball grid array package with heat spreader
JPS5553446A (en) Container of electronic component
JPS6484650A (en) Pin grid array semiconductor device
KR100258606B1 (en) Pcb circuit board formation method and bga semiconductor package structure using it
JPH08236665A (en) Resin sealed semiconductor device and manufacture thereof
KR100186759B1 (en) Heat radiating structure of ball grid array semiconductor package using solder ball as input-output
JPH05175407A (en) Semiconductor mounting board
JPS5645039A (en) Optical head
JPS5559746A (en) Semiconductor device and its mounting circuit device
CA2017080A1 (en) Semiconductor device package structure
JPS56133857A (en) Manufacture of hybrid ic
JP2000012756A (en) Semiconductor device and its manufacturing method, and mounting structure using the device
JPS647628A (en) Semiconductor device and manufacture thereof
JPS57130454A (en) Chip carrier