JPS6482837A - Communication control equipment - Google Patents

Communication control equipment

Info

Publication number
JPS6482837A
JPS6482837A JP62241253A JP24125387A JPS6482837A JP S6482837 A JPS6482837 A JP S6482837A JP 62241253 A JP62241253 A JP 62241253A JP 24125387 A JP24125387 A JP 24125387A JP S6482837 A JPS6482837 A JP S6482837A
Authority
JP
Japan
Prior art keywords
processing
packet
protocol
circuit
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62241253A
Other languages
Japanese (ja)
Inventor
Michinori Masuda
Kenzo Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP62241253A priority Critical patent/JPS6482837A/en
Publication of JPS6482837A publication Critical patent/JPS6482837A/en
Pending legal-status Critical Current

Links

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

PURPOSE:To shorten a packet transferring processing delaying by executing the protocol processing of a packet with a communication protocol processing part in parallel to the packet transfer from a transmission line when the output is executed to either of transmission lines. CONSTITUTION:A host computer 2 transfers a packet through a host transferring circuit 4 to a buffer memory 5 and a header transferring circuit 21, when the circuit detects the transfer completion of the header of the packet, informs a control part 22 and requires the protocol processing to a protocol executing circuit 8. The protocol executing circuit 8 executes the protocol processing to the packet stored onto the buffer memory 5 and when the processing is completed, informs the control part 22. The protocol executing circuit 8 can execute the protocol processing without awaiting the transfer completion of the data of the packet. Thus, since the transfer processing and the protocol processing are executed respectively in parallel, the transfer delaying time can be shortened for a parallel processing time more than the sum of these processing times.
JP62241253A 1987-09-25 1987-09-25 Communication control equipment Pending JPS6482837A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62241253A JPS6482837A (en) 1987-09-25 1987-09-25 Communication control equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62241253A JPS6482837A (en) 1987-09-25 1987-09-25 Communication control equipment

Publications (1)

Publication Number Publication Date
JPS6482837A true JPS6482837A (en) 1989-03-28

Family

ID=17071488

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62241253A Pending JPS6482837A (en) 1987-09-25 1987-09-25 Communication control equipment

Country Status (1)

Country Link
JP (1) JPS6482837A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61127250A (en) * 1984-11-27 1986-06-14 Kokusai Denshin Denwa Co Ltd <Kdd> Bucket exchange system
JPS63224443A (en) * 1987-03-13 1988-09-19 Kokusai Denshin Denwa Co Ltd <Kdd> Semi-storing type packet switching system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61127250A (en) * 1984-11-27 1986-06-14 Kokusai Denshin Denwa Co Ltd <Kdd> Bucket exchange system
JPS63224443A (en) * 1987-03-13 1988-09-19 Kokusai Denshin Denwa Co Ltd <Kdd> Semi-storing type packet switching system

Similar Documents

Publication Publication Date Title
JPS6455668A (en) Interface mechanism
US5067075A (en) Method of direct memory access control
US5586263A (en) High speed data communication control device having an uncompetitive bus construction
JPS6482837A (en) Communication control equipment
JPS5571339A (en) Packet transfer circuit system
JPS6019821B2 (en) Serial data reception method
JPS6453648A (en) Communication processing method and device therefor
JPS5771035A (en) Input and output equipment for microcomputer
JPS5528125A (en) Input and output control unit
JPS56145415A (en) Direct memory access device
JPS641049A (en) Parallel computer
JP2664208B2 (en) Direct memory access control device and direct memory access control method
JPS6412356A (en) Communication controller
JPS61250758A (en) Communication controller
JPS6458046A (en) Data transfer system
JPS54134941A (en) Transfer system for reception character
JPS55146530A (en) Data processing device
JPS54159104A (en) Communication control unit
JPS60117844A (en) Data transmission system between processors
KR910006850A (en) How to control initialization and processing of HDLC controller
JPS57136241A (en) Data transfer system
JPS62152057A (en) Data transfer device
JPS56135260A (en) Inter-processor information transfer system
JPS54143038A (en) Control system of multi-micro computers
JPS6478057A (en) Communication data buffer circuit