JPS54134941A - Transfer system for reception character - Google Patents
Transfer system for reception characterInfo
- Publication number
- JPS54134941A JPS54134941A JP4298078A JP4298078A JPS54134941A JP S54134941 A JPS54134941 A JP S54134941A JP 4298078 A JP4298078 A JP 4298078A JP 4298078 A JP4298078 A JP 4298078A JP S54134941 A JPS54134941 A JP S54134941A
- Authority
- JP
- Japan
- Prior art keywords
- buffer
- reception
- transfer
- characters
- character
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
- Communication Control (AREA)
Abstract
PURPOSE: To obtain a communication controller with a little convergence of a load by transferring characters in a buffer and reception characters sequentially at every character reception while holding a transfer process of reception characters at the time of the reception of a read command.
CONSTITUTION: Data sent from a communication circuit in a bit-serial mode are composed and held in one-byte receiving buffer 6. When receiving a read command from a central processor, command control part 5 controls buffer counting control circuit 4 to write the contents of reception buffer 6 to transfer buffer 1 while inhibiting the transfer of received characters in reception buffer 6 and transfer buffer 1 with the capacity of several bytes to character transfer circuit 8. At every time when a character is received from a circuit after the acceptance of the read command, characters in reception buffer 6 and transfer buffer 1 are transferred to the central processor via character transfer circuit 8 in sequence.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4298078A JPS54134941A (en) | 1978-04-12 | 1978-04-12 | Transfer system for reception character |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4298078A JPS54134941A (en) | 1978-04-12 | 1978-04-12 | Transfer system for reception character |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54134941A true JPS54134941A (en) | 1979-10-19 |
JPS5723286B2 JPS5723286B2 (en) | 1982-05-18 |
Family
ID=12651173
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4298078A Granted JPS54134941A (en) | 1978-04-12 | 1978-04-12 | Transfer system for reception character |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54134941A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49111562A (en) * | 1973-02-22 | 1974-10-24 | ||
JPS51100653A (en) * | 1975-03-04 | 1976-09-06 | Nippon Telegraph & Telephone | |
JPS5255451A (en) * | 1975-10-30 | 1977-05-06 | Motorola Inc | Digital device for synchronous data communication |
-
1978
- 1978-04-12 JP JP4298078A patent/JPS54134941A/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49111562A (en) * | 1973-02-22 | 1974-10-24 | ||
JPS51100653A (en) * | 1975-03-04 | 1976-09-06 | Nippon Telegraph & Telephone | |
JPS5255451A (en) * | 1975-10-30 | 1977-05-06 | Motorola Inc | Digital device for synchronous data communication |
Also Published As
Publication number | Publication date |
---|---|
JPS5723286B2 (en) | 1982-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54134941A (en) | Transfer system for reception character | |
JPS54146555A (en) | Data transfer system between processors | |
JPS5571339A (en) | Packet transfer circuit system | |
JPS6453648A (en) | Communication processing method and device therefor | |
JPS5537609A (en) | Terminal equipment | |
JPS56143583A (en) | Buffer memory control system | |
JPS5442937A (en) | Data input system | |
JPS55131829A (en) | Transfer system of shared memory under communication control | |
JPS6473458A (en) | System for controlling access of vector data | |
JPS5599641A (en) | Control system for printer | |
JPS54149528A (en) | Control system for external memory for picture terminal equipment | |
JPS54104208A (en) | Transfer system for originating class of terminating circuit | |
JPS5478040A (en) | Communication controller | |
JPS5345135A (en) | Infromation transfer system for rotary magnetic memory unit | |
JPS57131148A (en) | Storage type data transfer system | |
JPS54151342A (en) | Operation data transfer system of digital differentiation analyzer | |
JPS56135260A (en) | Inter-processor information transfer system | |
JPS5487140A (en) | Data transfer control system | |
JPS54119853A (en) | Communication control system | |
JPS57136241A (en) | Data transfer system | |
JPS5759233A (en) | Signal transmitting circuit | |
JPS55134426A (en) | Input/output control system | |
JPS57153341A (en) | Microprogram processing system | |
JPS5435653A (en) | Information transfer system | |
JPS57206949A (en) | Data processing device |