JPS6481031A - Data control system - Google Patents
Data control systemInfo
- Publication number
- JPS6481031A JPS6481031A JP23840387A JP23840387A JPS6481031A JP S6481031 A JPS6481031 A JP S6481031A JP 23840387 A JP23840387 A JP 23840387A JP 23840387 A JP23840387 A JP 23840387A JP S6481031 A JPS6481031 A JP S6481031A
- Authority
- JP
- Japan
- Prior art keywords
- write
- register
- data
- read
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To shorten an access time by performing comparison between the write and read addresses of a memory designated by a horizontal microprogram and transferring data directly to a read data storing means from a write data storing means with no writing action carried out only when the coincidence is obtained between said two addresses. CONSTITUTION:The contents of the write and read address designating field 7 and 8 of a microinstruction register 6 and stored in the write and read address registers 9 and 10 respectively. Then the write and read addresses are compared with each other by a comparison/decision circuit 6. When the coincidence is obtained between both addresses, the decision output signal of a line 12 becomes active. Receiving this active signal, a gate circuit 14 controls a data bus 13 so that the connection is secured between a write data register 1 and a read data register 5. Then the data on the register 1 is stored directly into the register 5 with no intervention of a memory 2.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23840387A JPS6481031A (en) | 1987-09-22 | 1987-09-22 | Data control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23840387A JPS6481031A (en) | 1987-09-22 | 1987-09-22 | Data control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6481031A true JPS6481031A (en) | 1989-03-27 |
Family
ID=17029683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23840387A Pending JPS6481031A (en) | 1987-09-22 | 1987-09-22 | Data control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6481031A (en) |
-
1987
- 1987-09-22 JP JP23840387A patent/JPS6481031A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4158227A (en) | Paged memory mapping with elimination of recurrent decoding | |
JPS57101957A (en) | Storage control device | |
US3673575A (en) | Microprogrammed common control unit with double format control words | |
US3480917A (en) | Arrangement for transferring between program sequences in a data processor | |
JPS55108027A (en) | Processor system | |
JPS6481031A (en) | Data control system | |
JPS57130150A (en) | Register control system | |
JPS5613576A (en) | Memory access control system | |
JPS5740790A (en) | Storage control system | |
JPS6478361A (en) | Data processing system | |
JPS5577072A (en) | Buffer memory control system | |
JPS6464073A (en) | Image memory | |
JPS5563453A (en) | Memory system | |
JPS5578365A (en) | Memory control unit | |
JPS5733472A (en) | Memory access control system | |
JPS57105036A (en) | Register means access system | |
JPS57199055A (en) | Information processing device | |
JPS5643896A (en) | Key telephone control circuit | |
JPS5724088A (en) | Buffer memory control system | |
JPS57123580A (en) | Buffer storage device | |
JPS5771044A (en) | Data buffer control system | |
JPS57143781A (en) | Control system for storage device | |
JPS56121155A (en) | Address coincidence detection circuit | |
JPS5680868A (en) | Buffer memory device | |
JPS5474335A (en) | Buffer memory unit |