JPS6478337A - Control system for main memory access priority order - Google Patents
Control system for main memory access priority orderInfo
- Publication number
- JPS6478337A JPS6478337A JP23370487A JP23370487A JPS6478337A JP S6478337 A JPS6478337 A JP S6478337A JP 23370487 A JP23370487 A JP 23370487A JP 23370487 A JP23370487 A JP 23370487A JP S6478337 A JPS6478337 A JP S6478337A
- Authority
- JP
- Japan
- Prior art keywords
- segment
- circuit
- access port
- control system
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To reduce the delay time in a priority cycle and to decrease the hardware quantity against a control circuit by using a BCOC (bus conflict and other checks) circuit to check whether the lower rank addresses of a segment can be set or not to a latch circuit serving as a 2nd access port. CONSTITUTION:The segment addresses set at a 1st access port 15, i.e., the higher rank address signals A6-A4 are supplied to a BCOC circuit 16 in a first priority cycle. Then the conflicts are checked among the buses corresponding to segments and the buses are selected earlier. Then it is checked whether the addresses A3-A0 included in a segment can be set or not to a latch circuit 12 corresponding to a 2nd access port corresponding to each segment. Thus, it is possible to reduce the delay time in the priority cycle and also to decrease the hardware quantity against a control circuit.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23370487A JPS6478337A (en) | 1987-09-19 | 1987-09-19 | Control system for main memory access priority order |
CA000577485A CA1310429C (en) | 1987-09-19 | 1988-09-15 | Access priority control system for main storage for computer |
AU22318/88A AU592717B2 (en) | 1987-09-19 | 1988-09-16 | Access priority control system for main storage for computer |
US07/246,087 US5073871A (en) | 1987-09-19 | 1988-09-19 | Main storage access priority control system that checks bus conflict condition and logical storage busy condition at different clock cycles |
DE3852261T DE3852261T2 (en) | 1987-09-19 | 1988-09-19 | Priority access control system to main memory for computers. |
ES88402360T ES2064364T3 (en) | 1987-09-19 | 1988-09-19 | ACCESS PRIORITY CONTROL SYSTEM FOR MAIN MEMORY FOR A COMPUTER. |
EP88402360A EP0309330B1 (en) | 1987-09-19 | 1988-09-19 | Access priority control system for main storage for computer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23370487A JPS6478337A (en) | 1987-09-19 | 1987-09-19 | Control system for main memory access priority order |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6478337A true JPS6478337A (en) | 1989-03-23 |
JPH0528855B2 JPH0528855B2 (en) | 1993-04-27 |
Family
ID=16959240
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23370487A Granted JPS6478337A (en) | 1987-09-19 | 1987-09-19 | Control system for main memory access priority order |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6478337A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5439549A (en) * | 1977-09-05 | 1979-03-27 | Hitachi Ltd | Multiple processor |
JPS55118164A (en) * | 1979-03-07 | 1980-09-10 | Hitachi Ltd | Memory bank control system |
-
1987
- 1987-09-19 JP JP23370487A patent/JPS6478337A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5439549A (en) * | 1977-09-05 | 1979-03-27 | Hitachi Ltd | Multiple processor |
JPS55118164A (en) * | 1979-03-07 | 1980-09-10 | Hitachi Ltd | Memory bank control system |
Also Published As
Publication number | Publication date |
---|---|
JPH0528855B2 (en) | 1993-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4586128A (en) | Arbitrator circuit and technique for use in a digital computing system having multiple bus controllers | |
EP0136178A3 (en) | Automatic memory board reconfiguration | |
AU2149788A (en) | Computer bus having page mode memory access | |
EP0366434A3 (en) | Quasi-fair arbitration scheme with default owner speedup | |
EP0315194A3 (en) | Microcomputer capable of accessing continuous addresses for a short time | |
JPS5724098A (en) | Fault detecting system of buffer memory control circuit | |
DE3882526T2 (en) | NODE FOR REAR PANEL BUS. | |
JPS6481066A (en) | Connection system for multi-processor | |
JPS6478337A (en) | Control system for main memory access priority order | |
JPS5743256A (en) | Memory which capable of making parallel access | |
IE821135L (en) | Data processing | |
JPS5733471A (en) | Memory access control system for multiprocessor | |
JPS57211659A (en) | Memory access controller | |
JPS5642868A (en) | Access method for common memory in multiprocessor system | |
JPS59218532A (en) | Bus connecting system | |
EP0334623A3 (en) | Arbitration system | |
JPS5731066A (en) | Memory access controlling system | |
JPS6324348A (en) | Memory sharing system | |
JPS55136788A (en) | Asymmetrical control system for time sharing network | |
ES2002300A6 (en) | Data processing system for processing units having different throughputs. | |
JPS55150032A (en) | Data transfer system | |
JPS57113139A (en) | Control circuit | |
JPS647246A (en) | Control system for common memory | |
JPS63236153A (en) | Storage device | |
JPS6417136A (en) | Invalidation control system for cache memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |