JPS647246A - Control system for common memory - Google Patents

Control system for common memory

Info

Publication number
JPS647246A
JPS647246A JP16337687A JP16337687A JPS647246A JP S647246 A JPS647246 A JP S647246A JP 16337687 A JP16337687 A JP 16337687A JP 16337687 A JP16337687 A JP 16337687A JP S647246 A JPS647246 A JP S647246A
Authority
JP
Japan
Prior art keywords
access
data
memory
per
common memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16337687A
Other languages
Japanese (ja)
Inventor
Morio Fukushima
Eiji Nunome
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Okuma Corp
Original Assignee
Okuma Machinery Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Okuma Machinery Works Ltd filed Critical Okuma Machinery Works Ltd
Priority to JP16337687A priority Critical patent/JPS647246A/en
Publication of JPS647246A publication Critical patent/JPS647246A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE:To execute a data access to a common memory in the same way as the access to a normal memory by executing the arbitration of a common memory occupancy request from respective CPUs not per bus cycle but per data access. CONSTITUTION:The arbitration of the occupying right of a common memory 30 is executed not per bus cycle but per data access. When data to spread over plural bus cycles are exchanged between plural CPUs 10 and 20, a trouble to rewrite the data in the middle of the exchange is essentially avoided and a signal, whose deciding means of one data access is equipped by a general CPU, is utilized. Thus, data to need the bus cycle of more than two times are prevented from being rewritten halfway and even to the covalent memory, an access is executed in the same way as the access to a normal memory.
JP16337687A 1987-06-30 1987-06-30 Control system for common memory Pending JPS647246A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16337687A JPS647246A (en) 1987-06-30 1987-06-30 Control system for common memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16337687A JPS647246A (en) 1987-06-30 1987-06-30 Control system for common memory

Publications (1)

Publication Number Publication Date
JPS647246A true JPS647246A (en) 1989-01-11

Family

ID=15772707

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16337687A Pending JPS647246A (en) 1987-06-30 1987-06-30 Control system for common memory

Country Status (1)

Country Link
JP (1) JPS647246A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954065A (en) * 1987-03-24 1990-09-04 Mitsubishi Denki Kabushiki Kaisha Master disk

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59229662A (en) * 1983-06-10 1984-12-24 Hitachi Micro Comput Eng Ltd Common memory control circuit
JPS62119661A (en) * 1985-11-20 1987-05-30 Fuji Electric Co Ltd Access management system to shared memory

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59229662A (en) * 1983-06-10 1984-12-24 Hitachi Micro Comput Eng Ltd Common memory control circuit
JPS62119661A (en) * 1985-11-20 1987-05-30 Fuji Electric Co Ltd Access management system to shared memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954065A (en) * 1987-03-24 1990-09-04 Mitsubishi Denki Kabushiki Kaisha Master disk

Similar Documents

Publication Publication Date Title
CA2050129A1 (en) Dynamic bus arbitration with grant sharing each cycle
EP0389001A3 (en) Computer vector multiprocessing control
JPS5427741A (en) Information processing organization
US5432911A (en) Controllers request access within one bus cycle causing hardware-wait to stall second controller when first controller is accessing and second controller is still requesting access
CA2007004A1 (en) Multiprocessor controller having shared control store
JPS57117059A (en) Multiprocessor system
JPS647246A (en) Control system for common memory
JPS6481066A (en) Connection system for multi-processor
KR900005303A (en) Data processing unit
TW369632B (en) Computer system
EP0346917A3 (en) Bus stealing method for concurrent cpu and i/o processing
JPS6412364A (en) System constitution control system
DE68923021D1 (en) Microcomputer system capable of memory access at high speed.
EP0334623A3 (en) Arbitration system
JPS56118128A (en) Interruption controlling system for peripheral control chip of microcomputer
JPS55116156A (en) Multiple access unit for external memory unit
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JPS56135266A (en) Data processing system
JPS6478358A (en) Data communication system
JPS5642867A (en) Data exchange system for microcomputer system
JPS5545006A (en) Multiprocessor control system of copying machine
JPS5759220A (en) Data transfer system
JPS647235A (en) In-circuit emulator
JPH0215152Y2 (en)
JPS54124938A (en) Memory access control system