JPS6473912A - Schmitt circuit - Google Patents

Schmitt circuit

Info

Publication number
JPS6473912A
JPS6473912A JP62231679A JP23167987A JPS6473912A JP S6473912 A JPS6473912 A JP S6473912A JP 62231679 A JP62231679 A JP 62231679A JP 23167987 A JP23167987 A JP 23167987A JP S6473912 A JPS6473912 A JP S6473912A
Authority
JP
Japan
Prior art keywords
terminal
turned
circuit
transfer gate
threshold control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62231679A
Other languages
Japanese (ja)
Inventor
Reiko Kawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62231679A priority Critical patent/JPS6473912A/en
Publication of JPS6473912A publication Critical patent/JPS6473912A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To provide a different input threshold voltage and hysteresis width in one circuit by adding a threshold control circuit comprising a Schmitt circuit provided with a threshold control terminal as an external terminal. CONSTITUTION:In giving a low level signal to a threshold control terminal 4, a 1st transfer gate 19 is turned on and a 2nd transfer gate 20 is turned off. Thus, a 1st level voltage VL1 fed to the gate 19 is given to a terminal 15. On the other hand, in giving a high level signal to the threshold control terminal 4, a 2nd transfer gate 20 is turned on and the 1st transfer gate 19 is turned off. Thus, a 2nd low level voltage VL2 fed to the gate 19 is given to the terminal 15. Thus, a low level threshold voltage VthL of the Schmitt circuit is varied properly with a control signal given to the threshold control terminal 4 in this way and the operation in response to the circuit state is attained.
JP62231679A 1987-09-16 1987-09-16 Schmitt circuit Pending JPS6473912A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62231679A JPS6473912A (en) 1987-09-16 1987-09-16 Schmitt circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62231679A JPS6473912A (en) 1987-09-16 1987-09-16 Schmitt circuit

Publications (1)

Publication Number Publication Date
JPS6473912A true JPS6473912A (en) 1989-03-20

Family

ID=16927288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62231679A Pending JPS6473912A (en) 1987-09-16 1987-09-16 Schmitt circuit

Country Status (1)

Country Link
JP (1) JPS6473912A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0449623A2 (en) * 1990-03-28 1991-10-02 Nec Corporation Integrated circuit device for RS-232C line receiver

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5546384B2 (en) * 1975-07-02 1980-11-22
JPS5854132B2 (en) * 1978-11-10 1983-12-02 旭化成株式会社 Lymphocyte separation device
JPS59141823A (en) * 1983-02-02 1984-08-14 Nec Corp Comparator

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5546384B2 (en) * 1975-07-02 1980-11-22
JPS5854132B2 (en) * 1978-11-10 1983-12-02 旭化成株式会社 Lymphocyte separation device
JPS59141823A (en) * 1983-02-02 1984-08-14 Nec Corp Comparator

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0449623A2 (en) * 1990-03-28 1991-10-02 Nec Corporation Integrated circuit device for RS-232C line receiver
EP0449623A3 (en) * 1990-03-28 1992-01-08 Nec Corporation Integrated circuit device for rs-232c line receiver
US5327463A (en) * 1990-03-28 1994-07-05 Nec Corporation Integrated circuit device for RS-232C line receiver

Similar Documents

Publication Publication Date Title
EP0169468A3 (en) Electronic switching apparatus, preferably working without making contact
JPS57129536A (en) Variable logic device
JPS6473912A (en) Schmitt circuit
EP0381241A3 (en) High speed output circuit suitable for wired-or structure
JPS57138220A (en) Data input equipment for logical circuit
JPS55143837A (en) Two-way switch
JPS55143836A (en) Two-way switch
JPS5546681A (en) Current switching type logic circuit
JPS5468146A (en) Logic circuit
JPS54140444A (en) Ratch circuit
JPS56162539A (en) Signal-line driving circuit
JPS6423617A (en) Fet capacitance driver logic circuit
JPS5567238A (en) Discrimination circuit
JPS554110A (en) Control system
JPS6416256A (en) Semiconductor device
JPS6477315A (en) Voltage comparator
JPS5461433A (en) Tri-value converter circuit
JPS5623022A (en) Schmitt trigger circuit
JPS573427A (en) Interface circuit
JPS6429017A (en) Signal output circuit
JPS6430321A (en) Flip flop circuit
JPS55165040A (en) Power supply unit for driving circuit in common transmission line
JPS5658320A (en) Schmitt circuit
JPS5456350A (en) Exclusive logical sum circuit
JPS5689124A (en) Pulse level shift circuit