JPS6472599A - Telephone set structure - Google Patents
Telephone set structureInfo
- Publication number
- JPS6472599A JPS6472599A JP22815387A JP22815387A JPS6472599A JP S6472599 A JPS6472599 A JP S6472599A JP 22815387 A JP22815387 A JP 22815387A JP 22815387 A JP22815387 A JP 22815387A JP S6472599 A JPS6472599 A JP S6472599A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- substrate
- circuit pattern
- carbon film
- telephone set
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
Abstract
PURPOSE:To reduce a speaker noise due to the induction of a digital signal by forming at least a part of an analog signal conductor for handling a small current in an analog circuit pattern on the surface of a keyboard substrate, covering the surface of the conductor with a photoresist layer, and covering the surface of the layer with a carbon film. CONSTITUTION:In a telephone set having a main board substrate 1A formed with a logic circuit pattern 3 and an analog circuit pattern 4 on its surface, and a keyboard substrate 5A formed with a key contact layer 6A, at least part of analog signal conductors 4a, 4a' for handling a small current in the pattern 4 is formed on the surface of the substrate 5A. The surfaces of the conductors 4a, 4a' are covered with a photoresist layer 14, and the surface of the layer 14 is covered with a carbon film 13. For example, the film 13 is formed by coating the surface of the layer 14 partly with an undercoating layer 15 in the same process of forming the key contact layer 6A formed of the carbon film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22815387A JPS6472599A (en) | 1987-09-11 | 1987-09-11 | Telephone set structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22815387A JPS6472599A (en) | 1987-09-11 | 1987-09-11 | Telephone set structure |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6472599A true JPS6472599A (en) | 1989-03-17 |
JPH0156560B2 JPH0156560B2 (en) | 1989-11-30 |
Family
ID=16872055
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22815387A Granted JPS6472599A (en) | 1987-09-11 | 1987-09-11 | Telephone set structure |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6472599A (en) |
-
1987
- 1987-09-11 JP JP22815387A patent/JPS6472599A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0156560B2 (en) | 1989-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8703710A1 (en) | Injection molded multi-layer circuit board and method of making same. | |
MY128039A (en) | Printed circuit boards and method of producing the same | |
JPS6435421A (en) | Thin film transistor array | |
ES539842A0 (en) | PRINTED CIRCUIT MANUFACTURING PROCEDURE | |
ES480925A1 (en) | Aluminum deposition on semiconductor bodies | |
JPS6455716A (en) | Thin film magnetic head and its manufacture | |
EP0295848A3 (en) | Fabrication of a multilayer conductive pattern on a dielectric substrate | |
JPS6480094A (en) | Printed wiring board | |
SE8105918L (en) | SET TO MAKE A METALLIZED DIELECTRIC CONSTRUCTION | |
EP0238929A3 (en) | Process for providing circuit lines on a substrate | |
JPS6472599A (en) | Telephone set structure | |
EP0204004A4 (en) | Wiring structure of a terminal circuit. | |
GB2040101A (en) | Method of fabricating printed ciurcuits | |
IL105753A (en) | Printed circuit substrates | |
EP0322997A3 (en) | Process for making printed circuit boards | |
TW353814B (en) | Metallic wiring substrate and producing method thereof | |
JPS6422092A (en) | Substrate for high frequency circuit | |
JPS6489595A (en) | Manufacture of wiring board | |
EP0222618A3 (en) | Multilayer hybrid integrated circuit and process for producing | |
TW331018B (en) | Method of fabricating semiconductor devices | |
JPS6489594A (en) | Manufacture of wiring board | |
JPS6441297A (en) | Manufacture of wiring board | |
JPS5568655A (en) | Manufacturing method of wiring | |
JPS6448497A (en) | Multilayer wiring structure, and semiconductor device and wiring board formed therewith | |
JPS6430228A (en) | Manufacture of semiconductor device |