JPS6462745A - Address converting system - Google Patents
Address converting systemInfo
- Publication number
- JPS6462745A JPS6462745A JP62220619A JP22061987A JPS6462745A JP S6462745 A JPS6462745 A JP S6462745A JP 62220619 A JP62220619 A JP 62220619A JP 22061987 A JP22061987 A JP 22061987A JP S6462745 A JPS6462745 A JP S6462745A
- Authority
- JP
- Japan
- Prior art keywords
- address
- page
- conversion buffer
- address conversion
- registered
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To decrease the rate at which a desired page is not registered in an address conversion buffer, by registering plural continuous pages in one entry of the address conversion buffer. CONSTITUTION:In one entry of an address conversion buffer, a 2-page portion is contained and the least significant bit 102 of a page number P is used for selecting a page '0' and a page '1' by a selecting circuit 7. At the time of indexing the address conversion buffer 2, the contents of the corresponding entry are read out by a set address 101, and a key part 11 and a comparison address of a logical address register 1 are compared by a comparator 3. When both of them coincide, and also, an effective bit 10 is ON, information corresponding to an address of the logical address register is registered in the address conversion buffer 2. In this case, by a real page number 104 from a selecting circuit 7 and a line address 105 from the logical address register 1, a desired real address is set to a real address register 6. In such a way, a rate at which a desired page is not registered in the address conversion buffer can be decreased.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62220619A JPS6462745A (en) | 1987-09-02 | 1987-09-02 | Address converting system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62220619A JPS6462745A (en) | 1987-09-02 | 1987-09-02 | Address converting system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6462745A true JPS6462745A (en) | 1989-03-09 |
Family
ID=16753810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62220619A Pending JPS6462745A (en) | 1987-09-02 | 1987-09-02 | Address converting system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6462745A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006525607A (en) * | 2003-04-30 | 2006-11-09 | シリコン・グラフィックス・インコーポレイテッド | System and method for performing address translation in a computer system |
-
1987
- 1987-09-02 JP JP62220619A patent/JPS6462745A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006525607A (en) * | 2003-04-30 | 2006-11-09 | シリコン・グラフィックス・インコーポレイテッド | System and method for performing address translation in a computer system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0213843A3 (en) | Digital processor control | |
EP0251056A3 (en) | Cache tag lookaside | |
JPS6462745A (en) | Address converting system | |
JPS56116369A (en) | Code conversion system for facsimile signal | |
JPS5533214A (en) | Information processing system | |
JPS57123481A (en) | Printer | |
JPS57153375A (en) | Automatic conversion system of half-square and full-square characters | |
Suzuki | The'Numeruswechsel'in Deuteronomy | |
JPS56124961A (en) | Information processing equipment | |
JPS55118162A (en) | Information processor | |
JPS5786180A (en) | Memory device having address converting mechanism | |
JPS5663668A (en) | Electronic dictionary | |
JPS54142021A (en) | Data process system | |
JPS54140439A (en) | Composite computer device | |
JPS5475938A (en) | Data processor of multiplex artificial memory system | |
JPS55105884A (en) | Address conversion device | |
JPS5545110A (en) | Error detection system | |
JPS55134460A (en) | Address conversion unit | |
JPS5545169A (en) | Memory unit | |
JPS5651075A (en) | Buffer control system of address conversion | |
JPS563486A (en) | Magnetic bubble memory control system | |
JPS5665279A (en) | Hangul character image pattern generation processing system | |
JPS54161833A (en) | Signal process system | |
JPS5668852A (en) | Information processor | |
JPS55101179A (en) | Information transfer system |